Intel i3-3110M AW8063801032700 Manuale Utente
Codici prodotto
AW8063801032700
Datasheet, Volume 1
55
Power Management
4.2.2
Low-Power Idle States
When the processor is idle, low-power idle states (C-states) are used to save power.
More power savings actions are taken for numerically higher C-states. However, higher
C-states have longer exit and entry latencies. Resolution of C-states occur at the
thread, processor core, and processor package level. Thread-level C-states are
available if Intel
More power savings actions are taken for numerically higher C-states. However, higher
C-states have longer exit and entry latencies. Resolution of C-states occur at the
thread, processor core, and processor package level. Thread-level C-states are
available if Intel
®
HT Technology is enabled.
Caution:
Long term reliability cannot be assured unless all the Low Power Idle States are
enabled.
Entry and exit of the C-States at the thread and core level are shown in
.
While individual threads can request low power C-states, power saving actions only
take place once the core C-state is resolved. Core C-states are automatically resolved
by the processor. For thread and core C-states, a transition to and from C0 is required
before entering any other C-state.
take place once the core C-state is resolved. Core C-states are automatically resolved
by the processor. For thread and core C-states, a transition to and from C0 is required
before entering any other C-state.
Figure 4-2. Idle Power Management Breakdown of the Processor Cores
Processor Package State
Core 1 State
Thread 1
Thread 0
Core 0 State
Thread 1
Thread 0
Figure 4-3. Thread and Core C-State Entry and Exit
C1
C1E
C7
C6
C3
C0
MWAIT(C1), HLT
C0
MWAIT(C7),
P_LVL4 I/O Read
MWAIT(C6),
P_LVL3 I/O Read
MWAIT(C3),
P_LVL2 I/O Read
MWAIT(C1), HLT
(C1E Enabled)