Intel i7-3920XM Extreme AW8063801009607 Manuale Utente
Codici prodotto
AW8063801009607
Datasheet, Volume 2
191
Processor Configuration Registers
2.10.38 LCAP—Link Capabilities Register
This register indicates PCI Express* device-specific capabilities.
B/D/F/Type:
0/6/0/PCI
Address Offset:
AC–AFh
Reset Value:
0521CC42h
Access:
RO, RW-O, RO-V, RW-OV
Size:
32 bits
BIOS Optimal Default
0h
Bit
Access
Reset
Value
RST/
PWR
Description
31:24
RO
05h
Uncore
Port Number (PN)
Indicates the PCI Express port number for the given PCI Express
Indicates the PCI Express port number for the given PCI Express
link. Matches the value in Element Self Description[31:24].
The value if this field differs between root ports
2h = device 1 Function 0
3h = device 1 Function 1
4h = device 1 Function 2
5h = device 6 Function 0
The value if this field differs between root ports
2h = device 1 Function 0
3h = device 1 Function 1
4h = device 1 Function 2
5h = device 6 Function 0
23:22
RO
0h
Reserved (RSVD)
21
RO
1b
Uncore
Link Bandwidth Notification Capability (LBNC)
A value of 1b indicates support for the Link Bandwidth
A value of 1b indicates support for the Link Bandwidth
Notification status and interrupt mechanisms. This capability is
required for all Root Ports and Switch downstream ports
supporting Links wider than x1 and/or multiple Link speeds.
This field is not applicable and is reserved for Endpoint devices,
This field is not applicable and is reserved for Endpoint devices,
PCI Express to PCI/PCI-X bridges, and Upstream Ports of
Switches.
Devices that do not implement the Link Bandwidth Notification
Devices that do not implement the Link Bandwidth Notification
capability must hardwire this bit to 0b.
20
RO
0b
Uncore
Data Link Layer Link Active Reporting Capable (DLLLARC)
For a Downstream Port, this bit must be set to 1b if the
For a Downstream Port, this bit must be set to 1b if the
component supports the optional capability of reporting the
DL_Active state of the Data Link Control and Management State
Machine. For a hot-plug capable Downstream Port (as indicated
by the Hot-Plug Capable field of the Slot Capabilities register),
this bit must be set to 1b.
For Upstream Ports and components that do not support this
For Upstream Ports and components that do not support this
optional capability, this bit must be hardwired to 0b.
Note: PCI Express* Hot-Plug is not supported on the processor.
Note: PCI Express* Hot-Plug is not supported on the processor.
19
RO
0b
Uncore
Surprise Down Error Reporting Capable (SDERC)
For a Downstream Port, this bit must be set to 1b if the
For a Downstream Port, this bit must be set to 1b if the
component supports the optional capability of detecting and
reporting a Surprise Down error condition.
For Upstream Ports and components that do not support this
For Upstream Ports and components that do not support this
optional capability, this bit must be hardwired to 0b.
18
RO
0b
Uncore
Clock Power Management (CPM)
A value of 1b in this bit indicates that the component tolerates
A value of 1b in this bit indicates that the component tolerates
the removal of any reference clock(s) when the link is in the L1
and L2/3 Ready link states. A value of 0b indicates the
component does not have this capability and that reference
clock(s) must not be removed in these link states.
This capability is applicable only in form factors that support
This capability is applicable only in form factors that support
"clock request" (CLKREQ#) capability.
For a multi-function device, each function indicates its capability
For a multi-function device, each function indicates its capability
independently. Power Management configuration software must
only permit reference clock removal if all functions of the
multifunction device indicate a 1b in this bit.
17:15
RO
0h
Reserved (RSVD)