Texas Instruments CDCLVP2104EVM - CDCLVP2104 Evaluation Module CDCLVP2104EVM CDCLVP2104EVM Scheda Tecnica

Codici prodotto
CDCLVP2104EVM
Pagina di 6
User's Guide
SCAU039 – October 2009
Low Additive Phase Noise Clock Buffer Evaluation Board
Figure 1. CDCLVP2104EVM Evaluation Board
Features:
Easy-to-use evaluation board to fan out low phase noise clocks
Easy device setup
Fast configuration
Control pins configurable through jumpers
Board powered at +2.5-V/+3.3-V
Single-ended or differential input clocks
CDCLVP2104 supports eight LVPECL outputs; CDCLVP2104EVM supports four LVPECL outputs
Contents
1
General Description
.........................................................................................................
2
Signal Path and Control Circuitry
.........................................................................................
3
Getting Started
..............................................................................................................
4
Input Clock Selection
.......................................................................................................
5
Output Clock
.................................................................................................................
6
Schematics and Layout
....................................................................................................
List of Figures
1
CDCLVP2104EVM Evaluation Board
....................................................................................
2
CDCLVP2104EVM—Schematic
..........................................................................................
3
CDCLVP2104EVM—Schematic
..........................................................................................
All trademarks are the property of their respective owners.
1
SCAU039 – October 2009
Low Additive Phase Noise Clock Buffer Evaluation Board
Copyright © 2009, Texas Instruments Incorporated