Texas Instruments TPS65280 Evaluation Model TPS65280EVM TPS65280EVM Scheda Tecnica

1

INTRODUCTION

............................................................................................................

2

BACKGROUND

.............................................................................................................

3

BOARD LAYOUT

...........................................................................................................

4

BENCH TEST SETUP CONDITIONS

....................................................................................

4.1

Headers Description and Jumper Placement

..................................................................

4.2

Jumpers and Switches

............................................................................................

5

POWER-UP PROCEDURE

................................................................................................

6

SCHEMATIC AND BILL OF MATERIALS

...............................................................................

1

Placement (Top Layer)

.....................................................................................................

2

Board Layout (Top Layer)

..................................................................................................

3

Board Layout (Second Layer – Ground Plane)

.........................................................................

4

Board Layout (Third Layer – V

IN

and Signal Routing)

..................................................................

5

Board Layout (Bottom Layer – Ground Plane)

..........................................................................

6

Headers Description and Jumper Placement

...........................................................................

7

TPS65280EVM Schematic

................................................................................................

1

SLVU722 – June 2012

Copyright © 2012, Texas Instruments Incorporated