Texas Instruments TPS59650 Evaluation Module TPS59650EVM-753 TPS59650EVM-753 Scheda Tecnica

The TPS59650EVM-753 evaluation module (EVM) is a complete solution for Intel™ IMVP7 Serial
VID(SVID) Power System from a 9V-20V input bus. This EVM uses the TPS59650 for IMVP7 - 3-Phase
CPU and 2-Phase GPU Vcore controller, the TPS51219 for 1.05VCCIO, TPS51916 for DDR3L/DDR4
Memory rail (1.2VDDQ, 0.6VTT and 0.6VTTREF) and also uses the (CSD87350Q5D) a 5mm x 6mm TI’s
power block MOSFETs that uses Powerstack™ technology with high-side and low-side MOSFETs for high
power density and superior thermal performance.

1

Description

...................................................................................................................

1.1

Typical Applications

................................................................................................

1.2

Features

.............................................................................................................

2

TPS59650EVM-753 Power System Block Diagram

....................................................................

3

Electrical Performance Specifications

....................................................................................

4

Test Setup

...................................................................................................................

4.1

Test Equipment

.....................................................................................................

4.2

Recommended Wire Gauge

......................................................................................

4.3

Recommended Test Setup

.......................................................................................

4.4

USB Cable Connections

.........................................................................................

4.5

Input Connections

................................................................................................

4.6

Output Connections

..............................................................................................

5

Configuration

...............................................................................................................

5.1

CPU and GPU Configuration

...................................................................................

5.2

1.2VDDQ, 0.6V VTT and 0.6V VTTREF Configuration

......................................................

5.3

1.05V VCCIO Configuration

.....................................................................................

6

Test Procedure

............................................................................................................

6.1

Line/Load Regulation and Efficiency Measurement Procedure

............................................

6.2

Equipment Shutdown

............................................................................................

7

Performance Data and Typical Characteristic Curves

................................................................

7.1

CPU 3-Phase Operation

.........................................................................................

7.2

CPU 2-Phase Operation

.........................................................................................

7.3

CPU1-Phase Operation

..........................................................................................

7.4

GPU 2 Phase Operation

.........................................................................................

7.5

GPU 1 Phase Operation

.........................................................................................

7.6

1.05V VCCIO

......................................................................................................

7.7

1.2V VDDQ

........................................................................................................

8

EVM Assembly Drawings and PCB Layout

............................................................................

9

Bill of Materials

.............................................................................................................

10

Schematics

.................................................................................................................

1

TPS59650EVM-753 Power System Block Diagram

....................................................................

2

TPS59650EVM-753 EVM Illustration

.....................................................................................

Powerstack is a trademark of Texas Instruments.
Intel is a trademark of Intel.
All other trademarks are the property of their respective owners.

1

SLUU896 – March 2012

Copyright © 2012, Texas Instruments Incorporated