Texas Instruments TPS7A8300 Low-Dropout Voltage Regulator Evaluation Module TPS7A8300EVM-209 TPS7A8300EVM-209 Scheda Tecnica
Codici prodotto
TPS7A8300EVM-209
User's Guide
SLVU919 – June 2013
TPS7A8300EVM-209 Evaluation Module
This user’s guide describes the operational use of the TPS7A8300EVM-209 Evaluation Module (EVM) as
a reference design for engineering demonstration and evaluation of the TPS7A8300, low dropout linear
regulator (LDO). Included in this user’s guide are setup instructions, a schematic diagram, layout, thermal
guidelines, and bill of materials (BOM).
a reference design for engineering demonstration and evaluation of the TPS7A8300, low dropout linear
regulator (LDO). Included in this user’s guide are setup instructions, a schematic diagram, layout, thermal
guidelines, and bill of materials (BOM).
Contents
1
Introduction
..................................................................................................................
2
Setup
.........................................................................................................................
2.1
Input/Output Connectors and Jumper Descriptions
...........................................................
2.2
Soldering Guidelines
...............................................................................................
2.3
Equipment Interconnect
...........................................................................................
3
Operation
.....................................................................................................................
4
Thermal Guidelines and Layout Recommendations
...................................................................
5
Board Layout
................................................................................................................
6
Schematic
....................................................................................................................
7
Bill of Material
...............................................................................................................
List of Figures
1
Assembly Layer
.............................................................................................................
2
Top Layer Routing
..........................................................................................................
3
Bottom Layer Routing
......................................................................................................
4
TPS7A8300EVM-209 Schematic
.........................................................................................
List of Tables
1
Thermal Resistance,
θ
JA
, and Maximum Power Dissipation
...........................................................
2
Table 2. TPS7A8300EVM-209 BOM
.....................................................................................
1
SLVU919 – June 2013
TPS7A8300EVM-209 Evaluation Module
Copyright © 2013, Texas Instruments Incorporated