Texas Instruments SRC4392EVM-PDK Evaluation Module SRC4392EVM-PDK SRC4392EVM-PDK Scheda Tecnica
Codici prodotto
SRC4392EVM-PDK
SBFS029D – DECEMBER 2005 – REVISED DECEMBER 2012
Two-Channel, Asynchronous Sample Rate Converter with
Integrated Digital Audio Interface Receiver and Transmitter
Check for Samples:
1
FEATURES
234
•
Two-Channel Asynchronous Sample Rate
•
Digital Audio Interface Receiver (DIR)
Converter (SRC)
–
PLL Lock Range Includes Sampling Rates
–
Dynamic Range with –60dB Input (A-
from 20kHz to 216kHz
Weighted): 144dB typical
–
Includes Four Differential Input Line
–
Total Harmonic Distortion and Noise
Receivers and an Input Multiplexer
(THD+N) with Full-Scale Input: –140dB
–
Bypass Multiplexer Routes Line Receiver
typical
Outputs to Line Driver and Buffer Outputs
–
Supports Audio Input and Output Data
–
Block-Sized Data Buffers for Both Channel
Word Lengths Up to 24 Bits
Status and User Data
–
Supports Input and Output Sampling
–
Automatic Detection of Non-PCM Audio
Frequencies Up to 216kHz
Streams (DTS CD/LD and IEC 61937
–
Automatic Detection of the Input-to-Output
formats)
Sampling Ratio
–
Audio CD Q-Channel Sub-Code Decoding
–
Wide Input-to-Output Conversion Range:
and Data Buffer
16:1 to 1:16 Continuous
–
Status Registers and Interrupt Generation
–
Excellent Jitter Attenuation Characteristics
for Flag and Error Conditions
–
Digital De-Emphasis Filtering for 32kHz,
–
Low Jitter Recovered Clock Output
44.1kHz, and 48kHz Input Sampling Rates
•
Two Audio Serial Ports (Ports A and B)
–
Digital Output Attenuation and Mute
–
Synchronous Serial Interface to External
Functions
Signal Processors, Data Converters, and
–
Output Word Length Reduction
Logic
–
Status Registers and Interrupt Generation
–
Slave or Master Mode Operation with
for Sampling Ratio and Ready Flags
Sampling Rates up to 216kHz
•
Digital Audio Interface Transmitter (DIT)
–
Supports Left-Justified, Right-Justified, and
Philips I
Philips I
2
S™ Data Formats
–
Supports Sampling Rates Up to 216kHz
–
Supports Audio Data Word Lengths Up to
–
Includes Differential Line Driver and
24 Bits
CMOS Buffered Outputs
•
Four General-Purpose Digital Outputs
–
Block-Sized Data Buffers for Both Channel
Status and User Data
Status and User Data
–
Multifunction Programmable Via Control
Registers
Registers
–
Status Registers and Interrupt Generation
for Flag and Error Conditions
for Flag and Error Conditions
•
Extensive Power-Down Support
•
User-Selectable Serial Host Interface: SPI or
–
Functional Blocks May Be Disabled
Philips I
2
C™
Individually When Not In Use
–
Provides Access to On-Chip Registers and
•
Operates From +1.8V Core and +3.3V I/O
Data Buffers
Power Supplies
•
Packages:
U.S. Patent No. 7,262,716
–
QFN-40
–
Small TQFP-48 Package, Compatible with
the
the
and
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
2
Dolby is a registered trademark of Dolby Laboratories.
3
I
2
C, I
2
S are trademarks of Koninklijke Philips Electronics N.V.
4
All other trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date.
Copyright © 2005–2012, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.