Freescale Semiconductor Demonstration Board for Freescale MC9S12XHY256 Microcontroller DEMO9S12XHY256 DEMO9S12XHY256 Manuale Utente

Codici prodotto
DEMO9S12XHY256
Pagina di 924
Port Integration Module (S12XHYPIMV1)
MC9S12XHY-Family Reference Manual, Rev. 1.04
Freescale Semiconductor
145
2.3.90
Port V Input Register (PTIV)
1
PTV
Port V general purpose input/output data—Data Register, Motor driver PWM output, MOSI of SPI, PWM channel
5
Port V pin 1 is associated with the Motor PWM output, SPI and PWM channel 6.
When not used with the alternative functions, this pin can be used as general purpose I/O. If the associated data
direction bit of this pins is set to 1, a read returns the value of the port register, otherwise the buffered pin input state
is read.
 • The SSD takes precedence over the Motor Driver, SPI, PWM channel 5, IIC and general purpose I/O function
 • The Motor driver PWM takes precedence over the SPI, PWM channel 5 and general purpose I/O function.
 • The MOSI of SPI takes precedence over the PWM channel 5 and the general purpose I/O function
 • The PWM channel 5 takes precedence over the general purpose I/O function
0
PTV
Port V general purpose input/output data—Data Register, Motor driver PWM output, TIM1 channel 0, MISO of
SPI, PWM channel 4, SCL of IIC
Port V pin 0 is associated with the Motor PWM output, TIM1 channel 0, SPI and PWM channel 5 and IIC.
When not used with the alternative functions, this pin can be used as general purpose I/O. If the associated data
direction bit of this pins is set to 1, a read returns the value of the port register, otherwise the buffered pin input state
is read.
 • The SSD takes precedence over the Motor Driver, TIM0, TIM1, SPI, PWM channel 4, IIC and general purpose
I/O function
 • The Motor driver PWM takes precedence over the TIM0, TIM1, SPI, PWM channel 4, IIC and general purpose I/O
function.
 • The TIM0 output compare function take precedence over the TIM1, SPI, PWM channel 4, IIC and general purpose
I/O function.
 • The TIM1 output compare function take precedence over the SPI, PWM channel4, IIC and general purpose I/O
 • The SCL of IIC takes presentees over the PWM channel 4, SPI and general purpose I/O function
 • The PWM channel 4 takes precedence over the SPI and the general purpose I/O function
 • The MISO of SPI takes precedence over the general purpose I/O function
1
In order TIM1 input capture to be function correctly, need to disable all the output functions on the corresponding channel. Also
the corresponding SRRV bit should be set to 0.
 Address 0x0299
Access: User read
1
1
Read: Anytime.
Write:Never, writes to this register have no effect.
7
6
5
4
3
2
1
0
R
PTIV7
PTIV6
PTIV5
PTIV4
PTIV3
PTIV2
PTIV1
PTIV0
W
Reset
u
u
u
u
u
u
u
u
= Unimplemented or Reserved
u = Unaffected by reset
Figure 2-87. Port V Input Register (PTIV)
Table 2-73. PTV register Field Descriptions
Field
Description