Atmel Evaluation Kit for the SAM4E Series of Flash Microcontrollers ATSAM4E-EK ATSAM4E-EK Scheda Tecnica

Codici prodotto
ATSAM4E-EK
Pagina di 1506
1243
SAM4E [DATASHEET]
Atmel-11157D-ATARM-SAM4E16-SAM4E8-Datasheet_12-Jun-14
SFR: PTP Sync Frame Received
A read of this register returns the value of the PTP sync frame received mask.
0: Interrupt is enabled.
1: Interrupt is disabled.
A write to this register directly affects the state of the corresponding bit in the Interrupt Status Register, causing an interrupt 
to be generated if a 1 is written.
DRQFT: PTP Delay Request Frame Transmitted
A read of this register returns the value of the PTP delay_req frame transmitted mask.
0: Interrupt is enabled.
1: Interrupt is disabled.
A write to this register directly affects the state of the corresponding bit in the Interrupt Status Register, causing an interrupt 
to be generated if a 1 is written.
SFT: PTP Sync Frame Transmitted
A read of this register returns the value of the PTP sync frame transmitted mask.
0: Interrupt is enabled.
1: Interrupt is disabled.
A write to this register directly affects the state of the corresponding bit in the Interrupt Status Register, causing an interrupt 
to be generated if a 1 is written.
PDRQFR: PDelay Request Frame Received
A read of this register returns the value of the PTP pdelay_req frame received mask.
0: Interrupt is enabled.
1: Interrupt is disabled.
A write to this register directly affects the state of the corresponding bit in the Interrupt Status Register, causing an interrupt 
to be generated if a 1 is written.
PDRSFR: PDelay Response Frame Received
A read of this register returns the value of the PTP pdelay_resp frame received mask.
0: Interrupt is enabled.
1: Interrupt is disabled.
A write to this register directly affects the state of the corresponding bit in the Interrupt Status Register, causing an interrupt 
to be generated if a 1 is written.
PDRQFT: PDelay Request Frame Transmitted
A read of this register returns the value of the PTP pdelay_req frame transmitted mask.
0: Interrupt is enabled.
1: Interrupt is disabled.
A write to this register directly affects the state of the corresponding bit in the Interrupt Status Register, causing an interrupt 
to be generated if a 1 is written.