Manualsbrain.com
  1. Manuali
  2. Marche
  3. Linear Technology
  4. DC1370A-L - LTC2256-12: 12-bit 25Msps ADC, CMOS Outputs, 5-170MHz, req DC890 and DC1075 DC1370A-L
  5. Scheda Tecnica

Linear Technology DC1370A-L - LTC2256-12: 12-bit 25Msps ADC, CMOS Outputs, 5-170MHz, req DC890 and DC1075 DC1370A-L DC1370A-L Scheda Tecnica

Codici prodotto
DC1370A-L
Scarica
Pagina di 34
LTC2258-12
LTC2257-12/LTC2256-12
1
225812fd
For more information 
Typical applicaTion
FeaTures
applicaTions
DescripTion
12-Bit, 65/40/25Msps 
Ultralow Power 1.8V ADCs
n
  Communications
n
  Cellular Base Stations
n
  Software Defined Radios
n
  Portable Medical Imaging
n
  Multi-Channel Data Acquisition
n
  Nondestructive Testing
L
, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear 
Technology Corporation. All other trademarks are the property of their respective owners.
n
 71.1dB SNR
n
 88dB SFDR
n
  Low Power: 79mW/47mW/34mW
n
  Single 1.8V Supply
n
  CMOS, DDR CMOS or DDR LVDS Outputs
n
  Selectable Input Ranges: 1V
P-P
 to 2V
P-P
 
n
 800MHz Full-Power Bandwidth S/H
n
  Optional Data Output Randomizer
n
  Optional Clock Duty Cycle Stabilizer
n
  Shutdown and Nap Modes
n
  Serial SPI Port for Configuration
n
  Pin Compatible 14-Bit and 12-Bit Versions
n
 40-Pin (6mm × 6mm) QFN Package
The 
  are  sam-
pling 12-bit A/D converters designed for digitizing high 
frequency, wide dynamic range signals. They are perfect 
for  demanding  communications  applications  with  AC 
performance that includes 71.1dB SNR and 88dB spurious 
free dynamic range (SFDR). Ultralow jitter of 0.17ps
RMS
 
allows  undersampling  of  IF  frequencies  with  excellent 
noise performance.
DC specs include ±0.3LSB INL (typical), ±0.1LSB DNL 
(typical)  and  no  missing  codes  over  temperature.  The 
transition noise is a low 0.3LSB
RMS
.
The digital outputs can be either full rate CMOS, double 
data rate CMOS, or double data rate LVDS. A separate 
output power supply allows the CMOS output swing to 
range from 1.2V to 1.8V.
The ENC
+
 and ENC
–
 inputs may be driven differentially 
or single-ended with a sine wave, PECL, LVDS, TTL or 
CMOS inputs. An optional clock duty cycle stabilizer al-
lows high performance at full speed for a wide range of 
clock duty cycles.
LTC2258-12 2-Tone FFT,  
f
IN
 = 68MHz and 69MHz
–
+
INPUT
S/H
CORRECTION
LOGIC
OUTPUT
DRIVERS
12-BIT
PIPELINED
ADC CORE
CLOCK/DUTY
CYCLE
CONTROL
D11
•
•
•
D0
65MHz
CLOCK
ANALOG
INPUT
225812 TA01a
CMOS
OR
LVDS
1.2V
TO 1.8V
1.8V
V
DD
OV
DD
OGND
GND
FREQUENCY (MHz)
0
–100
–110
–120
–70
–60
–80
–90
AMPLITUDE (dBFS)
–50
–30
–40
–20
–10
0
10
20
30
225812 TA01b