Atmel SAM4L Xplained Pro Evaluation Kit Atmel ATSAM4L-XPRO ATSAM4L-XPRO Scheda Tecnica

Codici prodotto
ATSAM4L-XPRO
Pagina di 1204
462
42023E–SAM–07/2013
ATSAM4L8/L4/L2
19.6.3
Status Register
Name: SR
Access Type:
Read-only
Offset:
0x08
Reset Value:
0x00000000
• CLKRDY: Clock Ready
This bit is cleared when the corresponding bit in SCR is written to one.
This bit is set when the SR.CLKBUSY bit has a 1-to-0 transition.
• CLKBUSY: Clock Busy
0: The clock is ready and can be changed.
1: CLOCK.CEN has been written and the clock is busy.
• READY: AST Ready
This bit is cleared when the corresponding bit in SCR is written to one.
This bit is set when the SR.BUSY bit has a 1-to-0 transition.
• BUSY: AST Busy
0: The AST accepts writes to CR, CV, SCR, WER, EVE, EVD, ARn, PIRn, and DTR.
1: The AST is busy and will discard writes to CR, CV, SCR, WER, EVE, EVD, ARn, PIRn, and DTR.
• PERn: Periodic n
This bit is cleared when the corresponding bit in SCR is written to one.
This bit is set when the selected bit in the prescaler has a 0-to-1 transition.
• ALARMn: Alarm n
This bit is cleared when the corresponding bit in SCR is written to one.
This bit is set when the counter reaches the selected alarm value.
• OVF: Overflow
This bit is cleared when the corresponding bit in SCR is written to one.
This bit is set when an overflow has occurred.
31
30
29
28
27
26
25
24
-
-
CLKRDY
CLKBUSY
-
-
READY
BUSY
23
22
21
20
19
18
17
16
-
-
-
-
-
-
-
PER0
15
14
13
12
11
10
9
8
-
-
-
-
-
-
-
ALARM0
7
6
5
4
3
2
1
0
-
-
-
-
-
-
-
OVF