Intel 8XC196NP Manuale Utente
![Intel](https://files.manualsbrain.com/attachments/5a71b1e7f60391972dadeef20435931cbf4621a5/common/fit/150/50/86c99b5f14aeb2708e9a9e1b5305af4ccf882c1af0155dad25413c2ed84e/brand_logo.png)
7-15
I/O PORTS
Figure 7-3. EPORT Structure
Vcc
Q2
Q1
EP_REG
EP_MODE
Sample
Latch
PH1 Clock
Internal Bus
EP_PIN
D
Q
0
1
Vcc
Vcc
Weak
Pullup
Pullup
Medium
Pullup
Pullup
RESET#
Q3
Q4
Buffer
Vss
Read Port
LE
300ns Delay
I/O Pin
Address Bit from
Address MUX
EP_DIR
POWERDOWN#
IDLE#
HOLD#
RESET#
DATA
A0241-02
R1
150
Ω
to 200
Ω