Scheda Tecnica (DAC8531EVM)SommarioIMPORTANT NOTICE2EVM IMPORTANT NOTICE3EVM WARNINGS AND RESTRICTIONS4Read This First5About This Manual5How to Use This Manual5Information About Cautions and Warnings5Related Documentation From Texas Instruments6Questions About This or Other Data Converter EVM’s6FCC Warning6Contents7Figures8Tables8EVM Overview91.1 Features10Table 1–1. List of DAC Devices Supported by This EVM101.2 Power Requirements101.2.1 Supply Voltage101.2.2 Reference Voltage111.3 EVM Basic Functions11Figure 1–1. EVM Block Diagram12Physical Description132.1 PCB Layout14Figure 2–1. Top Assembly14Figure 2–2. Bottom Assembly14Figure 2–3. Layer 1 (Silkscreen Top)15Figure 2–4. Layer 2 (Ground Plane)15Figure 2–5. Layer 3 (Power Plane)16Figure 2–6. Layer 4 (Silkscreen Bottom)16Figure 2–7. Top Paste17Figure 2–8. Bottom Paste17Figure 2–9. Drill Layer (Mechanical Specifications)182.2 Bill of Materials19Table 2–1. Parts Lists19EVM Operation233.1 Stand-Alone DC Mode Test243.1.1 Factory Default24Table 3–1. Factory Default Jumper Setting243.1.2 Test Mode Operation24Table 3–2.Modes of Operation for the DAC853125Figure 3–1. Switch SW2 and SW3 Mapping to the Data Input Register (16-B\ it Version)25Figure 3–2. Switch SW3 Mapping to the Data Input Register (12-Bit Versi\ on)25Figure 3–3. Write Sequence Timing Diagram26Figure 3–4. Zero-Scale Output26Figure 3–5. Half-Scale Output27Figure 3–6. Full-Scale Output273.2 Host Processor Interface273.2.1 Signal Interface283.2.2 Host Processor Operation29Table 3–3. Unity Gain Output Jumper Settings30Table 3–4. Gain of Two Output Jumper Settings30Table 3–5. Capacitive Load Drive Output Jumper Settings313.2.3 Bipolar Operation Using the DAC853131Figure 3–7. Bipolar Operation With the DAC853131Table 3–6. Bipolar Operation Output Jumper Settings32Figure 3–8. DAC8531 Bipolar Output of Operation323.3 Jumper Setting33Table 3–7. Jumper Setting Function333.4 I/O Signal Mapping343.4.1 Daughterboard Connector Signal Mapping34Figure 3–9. Daughterboard Connector Signal Mapping353.4.2 DSP and Microcontroller Connector Signal Mapping35Figure 3–10. DSP and Microcontroller Signal Mapping363.4.3 DAC Output Connector363.5 Schematic Diagram36Sheet 1 of 537Sheet 2 of 538Sheet 3 of 539Sheet 4 of 540Sheet 5 of 541Dimensioni: 789 KBPagine: 42Language: EnglishApri il manuale