Intel 80960HD ユーザーズマニュアル
80960HA/HD/HT
Datasheet
61
Figure 36. Burst, Non-Pipelined Read Request with Wait States, 32-Bit Bus
ADS
A31:4, SUP,
CT3:0, D/C,
BE3:0, LOCK
W/R
BLAST
DT/R
DEN
A3:2
WAIT
D31:0,
CLKIN
A
2
1
D
1
D
1
D
1
D
1
A
In1
In2
In3
In0
Valid
00
11
01
10
DP3:0
PCHK
Burst
Bus
Width
Odd
Parity
N
XDA
N
WDD
N
WAD
N
RDD
29
28
21
24
23-22
20
12-8
19-16
15-14
7-6
4-0
Enabled
1
OFF
0
1
0001
32-Bit
10
X
x
Enabled
1
X
xx
X
xxxxx
1
01
Disabled
0
2
00010
Function
Bit
Value
External
Ready
Control
Pipe-
Lining
Parity
Enable
N
RAD
NOTE:
Bits 31-30, 27-25, 13, and 5 are reserved.
PMCON