Renesas R5S72626 ユーザーズマニュアル
![Renesas](https://files.manualsbrain.com/attachments/59153266feca598c11e08bf1f143ccfcf45441a4/common/fit/150/50/d3d06de51d338eb4f916b44a9629f9d48697a59cd7344be40cf24bae01c5/brand_logo.gif)
Section 9 Bus State Controller
Page 346 of 2108
R01UH0134EJ0400 Rev. 4.00
Sep
24,
2014
SH7262 Group, SH7264 Group
T1
T2
High
CKIO
A25 to A0
CSn
WEn
RD/
WR
RD
RD
D15 to D0
D15 to D0
RD/
WR
BS
DACKn*
Read
Write
Note: * The waveform for DACKn is when active low is specified.
Figure 9.35 Basic Access Timing for SRAM with Byte Selection (BAS = 1)