Intel B940 FF8062700847801 ユーザーズマニュアル
![Intel](https://files.manualsbrain.com/attachments/5a71b1e7f60391972dadeef20435931cbf4621a5/common/fit/150/50/86c99b5f14aeb2708e9a9e1b5305af4ccf882c1af0155dad25413c2ed84e/brand_logo.png)
製品コード
FF8062700847801
Datasheet, Volume 1
83
Electrical Specifications
7.11.2
Input Device Hysteresis
The input buffers in both client and host models must use a Schmitt-triggered input
design for improved noise immunity. Use
design for improved noise immunity. Use
as a guide for input buffer design.
.
§ §
Figure 7-3. Input Device Hysteresis
Minimum V
P
Maximum V
P
Minimum V
N
Maximum V
N
PECI High Range
PECI Low Range
Valid Input
Signal Range
Signal Range
Minimum
Hysteresis
Hysteresis
V
TTD
PECI Ground