Microchip Technology MCU PIC10F322T-I/OT SOT-23-6 MCP PIC10F322T-I/OT データシート
![Microchip Technology](https://files.manualsbrain.com/attachments/cf42c3c895ef469f06d2e47e97fd98d738fcf5cf/common/fit/150/50/7340124dc8aa983aaf764094e2f06faab86f306c03111c5817f7e4e53fb2/brand_logo.gif)
製品コード
PIC10F322T-I/OT
2011 Microchip Technology Inc.
Preliminary
DS41585A-page 113
PIC10(L)F320/322
19.0
CONFIGURABLE LOGIC CELL
(CLC)
(CLC)
The Configurable Logic Cell (CLCx) provides program-
mable logic that operates outside the speed limitations
of software execution. The logic cell selects any combi-
nation of the eight input signals and through the use of
configurable gates reduces the selected inputs to four
logic lines that drive one of eight selectable single-out-
put logic functions.
Input sources are a combination of the following:
• Two I/O pins
• Internal clocks
• Peripherals
• Register bits
The output can be directed internally to peripherals and
to an output pin.
mable logic that operates outside the speed limitations
of software execution. The logic cell selects any combi-
nation of the eight input signals and through the use of
configurable gates reduces the selected inputs to four
logic lines that drive one of eight selectable single-out-
put logic functions.
Input sources are a combination of the following:
• Two I/O pins
• Internal clocks
• Peripherals
• Register bits
The output can be directed internally to peripherals and
to an output pin.
Refer to
for a simplified diagram showing
signal flow through the CLCx.
Possible configurations include:
• Combinatorial Logic
Possible configurations include:
• Combinatorial Logic
- AND
- NAND
- AND-OR
- AND-OR-INVERT
- OR-XOR
- OR-XNOR
- NAND
- AND-OR
- AND-OR-INVERT
- OR-XOR
- OR-XNOR
• Latches
- S-R
- Clocked D with Set and Reset
- Transparent D with Set and Reset
- Clocked J-K with Reset
- Clocked D with Set and Reset
- Transparent D with Set and Reset
- Clocked J-K with Reset
FIGURE 19-1:
CLCx SIMPLIFIED BLOCK DIAGRAM
lcxg1
lcxg2
lcxg3
lcxg4
lcxg2
lcxg3
lcxg4
Interrupt
det
Logic
Function
Inp
u
t D
at
a
Sele
cti
o
n
G
ates
CLCx
LCxOE
lcxq
LCxPOL
LCxOUT
D
Q
LE
Q1
LCxMODE<2:0>
lcx_out
CLCxIN[0]
CLCxIN[1]
CLCxIN[2]
CLCxIN[3]
CLCxIN[4]
CLCxIN[5]
CLCxIN[6]
CLCxIN[7]
TRIS Control
Interrupt
det
LCxINTP
LCxINTN
CLCxIF
sets
LCxEN
See
flag
See