Microchip Technology MA180025 データシート
2010 Microchip Technology Inc.
DS39933D-page 435
PIC18F87J90 FAMILY
INDEX
A
A/D Converter Interrupt, Configuring ........................ 293
Acquisition Requirements ......................................... 294
ADCAL Bit................................................................. 297
ADCON0 Register..................................................... 289
ADCON1 Register..................................................... 289
ADCON2 Register..................................................... 289
ADRESH Register............................................. 289, 292
ADRESL Register ..................................................... 289
Analog Port Pins, Configuring................................... 295
Associated Registers ................................................ 297
Automatic Selecting and Configuring
Acquisition Requirements ......................................... 294
ADCAL Bit................................................................. 297
ADCON0 Register..................................................... 289
ADCON1 Register..................................................... 289
ADCON2 Register..................................................... 289
ADRESH Register............................................. 289, 292
ADRESL Register ..................................................... 289
Analog Port Pins, Configuring................................... 295
Associated Registers ................................................ 297
Automatic Selecting and Configuring
Configuring the Module............................................. 293
Conversion Clock (T
Conversion Clock (T
Conversion Requirements ........................................ 426
Conversion Status (GO/DONE Bit) ........................... 292
Conversions .............................................................. 296
Converter Calibration ................................................ 297
Converter Characteristics ......................................... 425
Operation in Power-Managed Modes ....................... 297
Special Event Trigger (CCP)..................................... 296
Use of the CCP2 Trigger........................................... 296
Conversion Status (GO/DONE Bit) ........................... 292
Conversions .............................................................. 296
Converter Calibration ................................................ 297
Converter Characteristics ......................................... 425
Operation in Power-Managed Modes ....................... 297
Special Event Trigger (CCP)..................................... 296
Use of the CCP2 Trigger........................................... 296
Absolute Maximum Ratings .............................................. 393
AC (Timing) Characteristics .............................................. 408
AC (Timing) Characteristics .............................................. 408
Parameter Symbology .............................................. 408
Temperature and Voltage Specifications .................. 409
Timing Conditions ..................................................... 409
Temperature and Voltage Specifications .................. 409
Timing Conditions ..................................................... 409
ACKSTAT ......................................................................... 245
ACKSTAT Status Flag ...................................................... 245
ADCAL Bit......................................................................... 297
ADCON0 Register............................................................. 289
ACKSTAT Status Flag ...................................................... 245
ADCAL Bit......................................................................... 297
ADCON0 Register............................................................. 289
ADCON1 Register............................................................. 289
ADCON2 Register............................................................. 289
ADDFSR ........................................................................... 382
ADDLW ............................................................................. 345
Addressable Universal Synchronous Asynchronous
ADCON2 Register............................................................. 289
ADDFSR ........................................................................... 382
ADDLW ............................................................................. 345
Addressable Universal Synchronous Asynchronous
Receiver Transmitter (AUSART). See AUSART.
ADDULNK......................................................................... 382
ADDWF ............................................................................. 345
ADDWFC .......................................................................... 346
ADRESH Register............................................................. 289
ADRESL Register ..................................................... 289, 292
Analog-to-Digital Converter. See A/D.
ANDLW ............................................................................. 346
ANDWF ............................................................................. 347
Assembler
ADDWF ............................................................................. 345
ADDWFC .......................................................................... 346
ADRESH Register............................................................. 289
ADRESL Register ..................................................... 289, 292
Analog-to-Digital Converter. See A/D.
ANDLW ............................................................................. 346
ANDWF ............................................................................. 347
Assembler
AUSART
Associated Registers, Receive ......................... 283
Associated Registers, Transmit ........................ 281
Receiver............................................................ 282
Setting up 9-Bit Mode with
Associated Registers, Transmit ........................ 281
Receiver............................................................ 282
Setting up 9-Bit Mode with
Baud Rates, Asynchronous Modes .................. 279
High Baud Rate Select (BRGH Bit) .................. 278
Operation in Power-Managed Modes............... 278
Sampling .......................................................... 278
High Baud Rate Select (BRGH Bit) .................. 278
Operation in Power-Managed Modes............... 278
Sampling .......................................................... 278
Associated Registers, Receive......................... 286
Associated Registers, Transmit........................ 285
Reception ......................................................... 286
Transmission .................................................... 284
Associated Registers, Transmit........................ 285
Reception ......................................................... 286
Transmission .................................................... 284
Associated Registers, Receive......................... 288
Associated Registers, Transmit........................ 287
Reception ......................................................... 288
Transmission .................................................... 287
Associated Registers, Transmit........................ 287
Reception ......................................................... 288
Transmission .................................................... 287
B
Baud Rate Generator ....................................................... 241
BC..................................................................................... 347
BCF .................................................................................. 348
BF ..................................................................................... 245
BF Status Flag.................................................................. 245
Bias Generation (LCD)
BC..................................................................................... 347
BCF .................................................................................. 348
BF ..................................................................................... 245
BF Status Flag.................................................................. 245
Bias Generation (LCD)
Block Diagrams
A/D............................................................................ 292
Analog Input Model................................................... 293
AUSART Receive ..................................................... 282
AUSART Transmit .................................................... 280
Baud Rate Generator ............................................... 241
Capture Mode Operation .......................................... 176
Clock Source Multiplexing ........................................ 166
Comparator Analog Input Model............................... 303
Comparator I/O Operating Modes ............................ 300
Comparator Output................................................... 302
Comparator Voltage Reference................................ 306
Comparator Voltage Reference
Analog Input Model................................................... 293
AUSART Receive ..................................................... 282
AUSART Transmit .................................................... 280
Baud Rate Generator ............................................... 241
Capture Mode Operation .......................................... 176
Clock Source Multiplexing ........................................ 166
Comparator Analog Input Model............................... 303
Comparator I/O Operating Modes ............................ 300
Comparator Output................................................... 302
Comparator Voltage Reference................................ 306
Comparator Voltage Reference
Compare Mode Operation ........................................ 177
Connections for On-Chip Voltage Regulator ............ 333
CTMU ....................................................................... 309
CTMU Current Source Calibration Circuit ................ 312
CTMU Typical Connections and Internal
Connections for On-Chip Voltage Regulator ............ 333
CTMU ....................................................................... 309
CTMU Current Source Calibration Circuit ................ 312
CTMU Typical Connections and Internal
Device Clock............................................................... 35
EUSART Receive ..................................................... 266
EUSART Transmit .................................................... 264
External Power-on Reset Circuit
EUSART Receive ..................................................... 266
EUSART Transmit .................................................... 264
External Power-on Reset Circuit
(Slow V
Fail-Safe Clock Monitor ............................................ 335
Generic I/O Port Operation....................................... 117
Interrupt Logic........................................................... 102
LCD Clock Generation.............................................. 188
LCD Driver Module ................................................... 183
LCD Regulator Connections (M0 and M1) ............... 190
MSSP (I
Generic I/O Port Operation....................................... 117
Interrupt Logic........................................................... 102
LCD Clock Generation.............................................. 188
LCD Driver Module ................................................... 183
LCD Regulator Connections (M0 and M1) ............... 190
MSSP (I
2
MSSP (I
2
MSSP (SPI Mode) .................................................... 211
On-Chip Reset Circuit................................................. 53
PIC18F6XJ90 (64-Pin) ............................................... 12
PIC18F8XJ90 (80-Pin) ............................................... 13
PLL ............................................................................. 40
PWM Operation (Simplified) ..................................... 179
On-Chip Reset Circuit................................................. 53
PIC18F6XJ90 (64-Pin) ............................................... 12
PIC18F8XJ90 (80-Pin) ............................................... 13
PLL ............................................................................. 40
PWM Operation (Simplified) ..................................... 179