Atmel ARM-Based Evaluation Kit AT91SAM9N12-EK AT91SAM9N12-EK データシート
![Atmel](https://files.manualsbrain.com/attachments/0369829915bda09f9c2e00fb805a7753579683b5/common/fit/150/50/8d2bf08978ec3e5bc63f4343ac5e91ce8d0e40045619fa520d910d64af8f/brand_logo.png)
製品コード
AT91SAM9N12-EK
121
SAM9N12/SAM9CN11/SAM9CN12 [DATASHEET]
11063K–ATARM–05-Nov-13
14.5.3 Reset Controller Mode Register
Name:
RSTC_MR
Address:
0xFFFFFE08
Access:
Read-write
• ERSTL: External Reset Length
This field defines the external reset length. The external reset is asserted during a time of 2
(ERSTL+1)
Slow Clock cycles. This
allows the assertion duration to be programmed between 60 µs and 2 seconds.
• KEY: Write Access Password
31
30
29
28
27
26
25
24
KEY
23
22
21
20
19
18
17
16
–
–
–
–
–
–
–
–
15
14
13
12
11
10
9
8
–
–
–
–
ERSTL
7
6
5
4
3
2
1
0
–
–
–
–
–
–
–
Value
Name
Description
0xA5
PASSWD
Writing any other value in this field aborts the write operation.
Always reads as 0.