Atmel ARM-Based Evaluation Kit AT91SAM9N12-EK AT91SAM9N12-EK データシート
![Atmel](https://files.manualsbrain.com/attachments/0369829915bda09f9c2e00fb805a7753579683b5/common/fit/150/50/8d2bf08978ec3e5bc63f4343ac5e91ce8d0e40045619fa520d910d64af8f/brand_logo.png)
製品コード
AT91SAM9N12-EK
794
SAM9N12/SAM9CN11/SAM9CN12 [DATASHEET]
11063K–ATARM–05-Nov-13
Figure 40-45. Master Node Configuration, NACT = PUBLISH
Figure 40-46. Master Node Configuration, NACT = SUBSCRIBE
Frame
Break
Synch
Protected
Identifier
Data 1
Data N
Checksum
TXRDY
Write
US_THR
Write
US_LINIR
Data 1
Data 2
Data 3
Data N-1
Data N
RXRDY
Header
Inter-
frame
space
Response
space
Frame slot = TFrame_Maximum
Response
Data3
LINTC
FSDIS=1
FSDIS=0
Break
Synch
Protected
Identifier
Data 1
Data N
Checksum
TXRDY
Read
US_RHR
Write
US_LINIR
Data 1
Data N-1
Data N-1
RXRDY
Data N
Data N-2
Header
Inter-
frame
space
Response
space
Frame
Frame slot = TFrame_Maximum
Response
Data3
LINTC
FSDIS=0
FSDIS=1