Atmel Evaluation Kit for ATxmega32E5, 8/16-bit AVR XMEGA Microcontroller Atmel ATXMEGAE5-XPLD ATXMEGAE5-XPLD データシート
製品コード
ATXMEGAE5-XPLD
34
XMEGA E5 [DATASHEET]
Atmel-8153H–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–07/2014
17.
Timer Counter type 4 and 5
17.1
Features
z
Three 16-bit timer/counter
z
One timer/counter of type 4
z
Two timer/counter of type 5
z
32-bit timer/counter support by cascading two timer/counters
z
Up to four compare or capture (CC) channels
z
Four CC channels for timer/counters of type 4
z
Two CC channels for timer/counters of type 5
z
Double buffered timer period setting
z
Double buffered CC channels
z
Waveform generation modes:
z
Frequency generation
z
Single-slope pulse width modulation
z
Dual-slope pulse width modulation
z
Input capture:
z
Input capture with noise cancelling
z
Frequency capture
z
Pulse width capture
z
32-bit input capture
z
Timer overflow and error interrupts/events
z
One compare match or input capture interrupt/event per CC channel
z
Can be used with event system for:
z
Quadrature decoding
z
Count and direction control
z
Input capture
z
Can be used with EDMA and to trigger EDMA transactions
z
High-resolution extension
z
Increases frequency and waveform resolution by 4x (2-bit) or 8x (3-bit)
z
Waveform extension
z
Low- and high-side output with programmable dead-time insertion (DTI)
z
Fault extention
z
Event controlled fault protection for safe disabling of drivers
17.2
Overview
Atmel AVR XMEGA devices have a set of flexible, 16-bit timer/counters (TC). Their capabilities include accurate program
execution timing, frequency and waveform generation, and input capture with time and frequency measurement of digital
signals. Two timer/counters can be cascaded to create a 32-bit timer/counter with optional 32-bit input capture.
execution timing, frequency and waveform generation, and input capture with time and frequency measurement of digital
signals. Two timer/counters can be cascaded to create a 32-bit timer/counter with optional 32-bit input capture.
A timer/counter consists of a base counter and a set of compare or capture (CC) channels. The base counter can be
used to count clock cycles or events. It has direction control and period setting that can be used for timing. The CC
channels can be used together with the base counter to do compare match control, frequency generation, and pulse
width modulation (PWM) generation, as well as various input capture operations. A timer/counter can be configured for
either capture, compare, or capture and compare function.
used to count clock cycles or events. It has direction control and period setting that can be used for timing. The CC
channels can be used together with the base counter to do compare match control, frequency generation, and pulse
width modulation (PWM) generation, as well as various input capture operations. A timer/counter can be configured for
either capture, compare, or capture and compare function.
A timer/counter can be clocked and timed from the peripheral clock with optional prescaling, or from the event system.
The event system can also be used for direction control, input capture trigger or to synchronize operations.
The event system can also be used for direction control, input capture trigger or to synchronize operations.