Atmel SAM4S-XPLD Atmel ATSAM4S-XPLD ATSAM4S-XPLD データシート
![Atmel](https://files.manualsbrain.com/attachments/0369829915bda09f9c2e00fb805a7753579683b5/common/fit/150/50/8d2bf08978ec3e5bc63f4343ac5e91ce8d0e40045619fa520d910d64af8f/brand_logo.png)
製品コード
ATSAM4S-XPLD
991
SAM4S [DATASHEET]
11100E–ATARM–24-Jul-13
Figure 41-6. Analog Full Scale Ranges in Single Ended/Differential Applications Versus Gain and Offset
41.6.10 ADC Timings
Each ADC has its own minimal Startup Time that is programmed through the field STARTUP in the Mode Register,
ADC_MR.
ADC_MR.
A minimal Tracking Time is necessary for the ADC to guarantee the best converted final value between two channel
selections. This time has to be programmed through the TRACKTIM bit field in the Mode Register, ADC_MR.
selections. This time has to be programmed through the TRACKTIM bit field in the Mode Register, ADC_MR.
V
IN+
gain=0.5
gain=1
gain=2
gain=4
single ended
se0fd1=0
fully differential
se0fd1=1
same as
gain=1
same as
gain=2
0
vrefin
(½)vrefin
vrefin
0
(¾)vrefin
(¼)vrefin
(½)vrefin
vrefin
0
(5/8)vrefin
(3/8)vrefin
(½)vrefin
offset=0
offset=1
offset=0
offset=1
(¼)vrefin
vrefin
0
(5/8)vrefin
(3/8)vrefin
(½)vrefin
(¼)vrefin
(¾)vrefin
(1/8)vrefin
(00)
(01)
(10)
(11)
V
IN+
V
IN+
V
IN+
V
IN+
V
IN+
V
IN+
V
IN-
V
IN+
V
IN-
V
IN+
V
IN-
V
IN+
V
IN-