IBM Intel Xeon E5520 44T1736 ユーザーズマニュアル
![IBM](https://files.manualsbrain.com/attachments/f70d337d03c66895b7a6fbe0e6de3554f47d7dd3/common/fit/150/50/fb4e568062ca4d0154259807170f4c71f2c7aafa861a4d9a0eb3af958af4/brand_logo.png)
製品コード
44T1736
Register Description
108
Intel® Xeon® Processor 5500 Series Datasheet, Volume 2
2.15.33 MC_TX_BG_CMD_OFFSET_SETTINGS_CH0
MC_TX_BG_CMD_OFFSET_SETTINGS_CH1
MC_TX_BG_CMD_OFFSET_SETTINGS_CH2
Integrated Memory Controller Channel Bubble Generator Offsets for CMD FIFO. The
Data command FIFOs share the settings for channel 0 across all three channels. The
register in Channel 0 must be programmed for all configurations.
Data command FIFOs share the settings for channel 0 across all three channels. The
register in Channel 0 must be programmed for all configurations.
2.15.34 MC_TX_BG_DATA_OFFSET_SETTINGS_CH0
MC_TX_BG_DATA_OFFSET_SETTINGS_CH1
MC_TX_BG_DATA_OFFSET_SETTINGS_CH2
Integrated Memory Controller Channel Bubble Generator Offsets for DATA FIFO.
Device:
4, 5, 6
Function: 0
Offset:
E4h
Access as a Dword
Bit
Type
Reset
Value
Description
9:8
RW
0
PTROFFSET. FIFO pointer offset.
7:0
RW
0
BGOFFSET. BG offset.
Device:
4, 5, 6
Function: 0
Offset:
E8h
Access as a Dword
Bit
Type
Reset
Value
Description
16:14
RW
0
RDPTROFFSET. Read FIFO pointer offset.
13:10
RW
0
WRTPTROFFSET. Write FIFO pointer offset.
9:8
RW
0
PTROFFSET. FIFO pointer offset.
7:0
RW
0
BGOFFSET. BG offset.