Intel Pentium 4 BX80528JK130GR ユーザーズマニュアル
![Intel](https://files.manualsbrain.com/attachments/5a71b1e7f60391972dadeef20435931cbf4621a5/common/fit/150/50/86c99b5f14aeb2708e9a9e1b5305af4ccf882c1af0155dad25413c2ed84e/brand_logo.png)
製品コード
BX80528JK130GR
Intel
®
Pentium
®
4 Processor in the 423-pin Package
15
.
NOTES:
1. Diagram not to scale.
2. No specification for frequencies beyond fcore (core frequency).
3. fpeak, if existent, should be less than 0.05 MHz.
2. No specification for frequencies beyond fcore (core frequency).
3. fpeak, if existent, should be less than 0.05 MHz.
2.5
Reserved, Unused Pins, and TESTHI[10:0]
All RESERVED pins must remain unconnected. Connection of these pins to V
CC
, V
SS
, or to any
other signal (including each other) can result in component malfunction or incompatibility with
future Pentium 4 processors. See Chapter 5.0 for a pin listing of the processor and the location of
all RESERVED pins.
future Pentium 4 processors. See Chapter 5.0 for a pin listing of the processor and the location of
all RESERVED pins.
For reliable operation, always connect unused inputs or bidirectional signals to an appropriate
signal level. In a system level design, on-die termination has been included on the Pentium 4
processor to allow signals to be terminated within the processor silicon. Most unused AGTL+
inputs should be left as no connects, as AGTL+ termination is provided on the processor silicon.
However, see Table 3 for details on AGTL+ signals that do not include on-die termination. Unused
active high inputs should be connected through a resistor to ground (V
signal level. In a system level design, on-die termination has been included on the Pentium 4
processor to allow signals to be terminated within the processor silicon. Most unused AGTL+
inputs should be left as no connects, as AGTL+ termination is provided on the processor silicon.
However, see Table 3 for details on AGTL+ signals that do not include on-die termination. Unused
active high inputs should be connected through a resistor to ground (V
SS
). Unused outputs can be
left unconnected, however this may interfere with some TAP functions, complicate debug probing,
and prevent boudary scan testing. A resistor must be used when tying bidirectional signals to power
or ground. When tying any signal to power or ground, a resistor will also allow for system
testability. For unused AGTL+ input or I/O signals, use pull-up resistors of the same value for the
on-die termination resistors (R
and prevent boudary scan testing. A resistor must be used when tying bidirectional signals to power
or ground. When tying any signal to power or ground, a resistor will also allow for system
testability. For unused AGTL+ input or I/O signals, use pull-up resistors of the same value for the
on-die termination resistors (R
TT
). See Table 9.
Figure 2. Phase Lock Loop (PLL) Filter Requirements
0 dB
-28 dB
-34 dB
0.2 dB
forbidden
zone
-0.5 dB
forbidden
zone
1 MHz
66 MHz
fcore
fpeak
1 Hz
DC
passband
high frequency
band