Renesas rl78 사용자 설명서
RL78/G1A
CHAPTER 1 OUTLINE
1.3 Pin Configuration (Top View)
Jul 04, 2013
1.3.1 25-pin products
• 25-pin plastic WFLGA (3 × 3 mm, 0.50 mm pitch)
INDEX MARK
Top View
Bottom View
5
4
3
2
1
A
B
C
D
E
E
D
C
B
A
INDEX MARK
A
B
C
D
E
AV
SS
P40/TOOL0
RESET
P03/ANI16/
RxD1/TO00/
(KR1)
RxD1/TO00/
(KR1)
P23/ANI3/
(KR3)
(KR3)
5
5
AV
DD
P122/X2/
EXCLK
EXCLK
P137/INTP0
P02/ANI17/
TxD1/TI00/
(KR0)
TxD1/TI00/
(KR0)
P22/ANI2/
(KR2)
(KR2)
4
4
P21/ANI1/
AV
AV
REFM
P11/ANI20/
SI00/SDA00/
RxD0/
TOOLRxD
SI00/SDA00/
RxD0/
TOOLRxD
P10/ANI18/
SCK00/SCL00
SCK00/SCL00
P121/X1
V
DD
3
3
V
SS
P30/ANI27/
SCK11/SCL11/
INTP3
SCK11/SCL11/
INTP3
P51/ANI25/
SO11/INTP2
SO11/INTP2
P50/ANI26/
SI11/SDA11
INTP1
SI11/SDA11
INTP1
REGC
2
2
P60/SCLA0
P61/SDAA0
P31/ANI29/TI03/
TO03/PCLBUZ0
/INTP4
TO03/PCLBUZ0
/INTP4
P12/ANI21/
SO00/TxD0/
TOOLTxD
SO00/TxD0/
TOOLTxD
P20/ANI0/
AV
AV
REFP
1
1
A
B
C
D
E
Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1
μ
F).
Remarks 1. For pin identification, see 1.4 Pin Identification.
2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection
register (PIOR). See Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR).
R01UH0305EJ0200 Rev.2.00
6