Texas Instruments TMS320DM646x 사용자 설명서
www.ti.com
5.41 Receive Pause Timer Register (RXPAUSE)
5.42 Transmit Pause Timer Register (TXPAUSE)
Ethernet Media Access Controller (EMAC) Registers
The receive pause timer register (RXPAUSE) is shown in
and described in
.
Figure 81. Receive Pause Timer Register (RXPAUSE)
31
16
Reserved
R-0
15
0
PAUSETIMER
R-0
LEGEND: R = Read only; -n = value after reset
Table 80. Receive Pause Timer Register (RXPAUSE) Field Descriptions
Bit
Field
Value
Description
31-16
Reserved
0
Reserved
15-0
PAUSETIMER
0-FFh
Receive pause timer value. These bits allow the contents of the receive pause timer to be
observed. The receive pause timer is loaded with FF00h when the EMAC sends an outgoing pause
frame (with pause time of FFFFh). The receive pause timer is decremented at slot time intervals. If
the receive pause timer decrements to 0, then another outgoing pause frame is sent and the
load/decrement process is repeated.
observed. The receive pause timer is loaded with FF00h when the EMAC sends an outgoing pause
frame (with pause time of FFFFh). The receive pause timer is decremented at slot time intervals. If
the receive pause timer decrements to 0, then another outgoing pause frame is sent and the
load/decrement process is repeated.
The transmit pause timer register (TXPAUSE) is shown in
and described in
Figure 82. Transmit Pause Timer Register (TXPAUSE)
31
16
Reserved
R-0
15
0
PAUSETIMER
R-0
LEGEND: R = Read only; -n = value after reset
Table 81. Transmit Pause Timer Register (TXPAUSE) Field Descriptions
Bit
Field
Value
Description
31-16
Reserved
0
Reserved
15-0
PAUSETIMER
0-FFh
Transmit pause timer value. These bits allow the contents of the transmit pause timer to be
observed. The transmit pause timer is loaded by a received (incoming) pause frame, and then
decremented at slot time intervals down to 0, at which time EMAC transmit frames are again
enabled.
observed. The transmit pause timer is loaded by a received (incoming) pause frame, and then
decremented at slot time intervals down to 0, at which time EMAC transmit frames are again
enabled.
SPRUEQ6 – December 2007
Ethernet Media Access Controller (EMAC)/Management Data Input/Output (MDIO)
119