Texas Instruments TMS320C645x DSP 사용자 설명서
www.ti.com
5.25 Receive Buffer Offset Register (RXBUFFEROFFSET)
EMAC Port Registers
The receive buffer offset register (RXBUFFEROFFSET) is shown in
and described in
Figure 53. Receive Buffer Offset Register (RXBUFFEROFFSET)
31
16
Reserved
R-0
15
0
RXBUFFEROFFSET
R/W-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 53. Receive Buffer Offset Register (RXBUFFEROFFSET) Field Descriptions
Bit
Field
Value
Description
31-16
Reserved
0
Reserved
15-0
RXBUFFER
Receive buffer offset value. These bits are written by the EMAC into each frame SOP buffer
OFFSET
descriptor Buffer Offset field. The frame data begins after the RXBUFFEROFFSET value of bytes.
A value of 0 indicates that there are no unused bytes at the beginning of the data and that valid
data begins on the first byte of the buffer. A value of Fh (15) indicates that the first 15 bytes of the
buffer are to be ignored by the EMAC and that valid buffer data starts on byte 16 of the buffer. This
value is used for all channels.
A value of 0 indicates that there are no unused bytes at the beginning of the data and that valid
data begins on the first byte of the buffer. A value of Fh (15) indicates that the first 15 bytes of the
buffer are to be ignored by the EMAC and that valid buffer data starts on byte 16 of the buffer. This
value is used for all channels.
SPRU975B – August 2006
Ethernet Media Access Controller (EMAC)/Management Data Input/Output (MDIO)
109