Fujitsu CM71-00101-5E 사용자 설명서
![Fujitsu](https://files.manualsbrain.com/attachments/6c4642b33d2edbd09f94719c20a133aa0e862902/common/fit/150/50/80a45702a21fefb1823bce6851e87db450dccf7792cb572ebc8a90330a68/brand_logo.png)
204
CHAPTER 7 DETAILED EXECUTION INSTRUCTIONS
Execution cycles:
1 cycle
Instruction format:
Example:
BHI:D label
LDI :8
LDI :8
#255, R1
; Instruction placed in delay slot
label:
; BHI: D instruction address + 50
H
The instruction placed in the delay slot will be executed before execution of the branch destination
instruction.
The value "R1" above will vary according to the specifications of the "LDI:8" instruction placed in
the delay slot.
MSB
LSB
1
1
1
1
cc
rel8
...
PC
PC
F F 8 0 0 0 5 2
F F 8 0 0 0 0 0
R1
R1
0 0 0 0
0 0 F F
8 9 4 7
9 7 A F
N Z V C
CCR
CCR
N Z V C
1 0 1 0
1 0 1 0
Z or C = 0, conditions satisfied
Before execution
After execution
Instruction bit pattern : 1111 1111 0010 1000