Texas Instruments TMS320DM355 사용자 설명서
www.ti.com
PRODUCT PREVIEW
TMS320DM355
Digital Media System-on-Chip (DMSoC)
Digital Media System-on-Chip (DMSoC)
SPRS463A – SEPTEMBER 2007 – REVISED SEPTEMBER 2007
Table 5-14. Switching Characteristics Over Recommended Operating Conditions for Asynchronous
Memory Cycles for AEMIF Module (see
and
) (continued)
DM355
UNI
NO.
PARAMETER
T
MIN
Nom
MAX
Output setup time, EM_BA[1:0] valid to
6
t
su(EMBAV-EMOEL)
(RS)*E
ns
EM_OE low
Output hold time, EM_OE high to
7
t
h(EMOEH-EMBAIV)
(RH)*E
ns
EM_BA[1:0] invalid
Output setup time, EM_A[13:0] valid to
8
t
su(EMBAV-EMOEL)
(RS)*E
ns
EM_OE low
Output hold time, EM_OE high to
9
t
h(EMOEH-EMAIV)
(RH)*E
ns
EM_A[13:0] invalid
EM_OE active low width (EW = 0)
(RST)*E
ns
10
t
w(EMOEL)
EM_OE active low width (EW = 1)
(RST+(EWC*16))*E
ns
t
d(EMWAITH-
Delay time from EM_WAIT deasserted to
11
4E
ns
EMOEH)
EM_OE high
READS (OneNAND Synchronous Burst Read)
MH
32
f
c(EM_CLK)
Frequency, EM_CLK
1
66
z
33
t
c(EM_CLK)
Cycle time, EM_CLK
15
1000
ns
t
su(EM_ADVV-
Output setup time, EM_ADV valid before
34
5
ns
EM_CLKH)
EM_CLK high
t
h(EM_CLKH-
Output hold time, EM_CLK high to EM_ADV
35
6
ns
EM_ADVIV)
invalid
t
su(EM_AV-
Output setup time, EM_A[13:0]/EM_BA[1]
36
5
ns
EM_CLKH)
valid before EM_CLK high
t
h(EM_CLKH-
Output hold time, EM_CLK high to
37
6
ns
EM_AIV)
EM_A[13:0]/EM_BA[1] invalid
38
t
w(EM_CLKH)
Pulse duration, EM_CLK high
t
c(EM_CLK)
/3
ns
39
t
w(EM_CLKL)
Pulse duration, EM_CLK low
t
c(EM_CLK)
/3
ns
WRITES
EMIF write cycle time (EW = 0)
(WS+WST+WH)*E
ns
15
t
c(EMWCYCLE)
(WS+WST+WH+(EW
EMIF write cycle time (EW = 1)
ns
C*16))*E
Output setup time, EM_CE[1:0] low to
(WS)*E
ns
EM_WE low (SS = 0)
16
t
su(EMCEL-EMWEL)
Output setup time, EM_CE[1:0] low to
0
ns
EM_WE low (SS = 1)
Output hold time, EM_WE high to
(WH)*E
ns
EM_CE[1:0] high (SS = 0)
17
t
h(EMWEH-EMCEH)
Output hold time, EM_WE high to
0
ns
EM_CE[1:0] high (SS = 1)
Output setup time, EM_BA[1:0] valid to
20
t
su(EMBAV-EMWEL)
(WS)*E
ns
EM_WE low
Output hold time, EM_WE high to
21
t
h(EMWEH-EMBAIV)
(WH)*E
ns
EM_BA[1:0] invalid
Output setup time, EM_A[13:0] valid to
22
t
su(EMAV-EMWEL)
(WS)*E
ns
EM_WE low
Output hold time, EM_WE high to
23
t
h(EMWEH-EMAIV)
(WH)*E
ns
EM_A[13:0] invalid
EM_WE active low width (EW = 0)
(WST)*E
ns
24
t
w(EMWEL)
EM_WE active low width (EW = 1)
(WST+(EWC*16))*E
ns
t
d(EMWAITH-
Delay time from EM_WAIT deasserted to
25
4E
ns
EMWEH)
EM_WE high
Output setup time, EM_D[15:0] valid to
26
t
su(EMDV-EMWEL)
(WS)*E
ns
EM_WE low
Peripheral Information and Electrical Specifications
108