Renesas R5S72627 사용자 설명서
![Renesas](https://files.manualsbrain.com/attachments/59153266feca598c11e08bf1f143ccfcf45441a4/common/fit/150/50/d3d06de51d338eb4f916b44a9629f9d48697a59cd7344be40cf24bae01c5/brand_logo.gif)
Section 33 Power-Down Modes
R01UH0134EJ0400 Rev. 4.00
Page 1779 of 2108
Sep 24, 2014
SH7262 Group, SH7264 Group
Bit Bit
Name
Initial
Value R/W Description
Value R/W Description
3
MSTP43
1
R/W
Module Stop 43
When the MSTP43 bit is set to 1, the clock supply to
channel 4 of the serial communication unit with FIFO
is halted.
channel 4 of the serial communication unit with FIFO
is halted.
0: Channel 4 of the serial communication unit with
FIFO runs.
1: Clock supply to channel 4 of the serial
communication unit with FIFO is halted.
2
MSTP42
1
R/W
Module Stop 42
When the MSTP42 bit is set to 1, the clock supply to
channel 5 of the serial communication unit with FIFO
is halted.
channel 5 of the serial communication unit with FIFO
is halted.
0: Channel 5 of the serial communication unit with
FIFO runs.
1: Clock supply to channel 5 of the serial
communication unit with FIFO is halted.
1 MSTP41
1
R/W
Module Stop 41
When the MSTP41 bit is set to 1, the clock supply to
channel 6 of the serial communication unit with FIFO
is halted.
channel 6 of the serial communication unit with FIFO
is halted.
0: Channel 6 of the serial communication unit with
FIFO runs.
1: Clock supply to channel 6 of the serial
communication unit with FIFO is halted.
0
MSTP40
1
R/W
Module Stop 40
When the MSTP40 bit is set to 1, the clock supply to
channel 7 of the serial communication unit with FIFO
is halted.
channel 7 of the serial communication unit with FIFO
is halted.
0: Channel 7 of the serial communication unit with
FIFO runs.
1: Clock supply to channel 7 of the serial
communication unit with FIFO is halted.