National Instruments 3.21E+04 사용자 설명서
Chapter 4 Signal Connections
AT-MIO/AI E Series User Manual
4-36
National Instruments Corporation
TRIG2 Signal
Any PFI pin can externally input the TRIG2 signal, which is available
as an output on the PFI1/TRIG2 pin.
as an output on the PFI1/TRIG2 pin.
Refer to Figure 4-13 for the relationship of TRIG2 to the data
acquisition sequence.
acquisition sequence.
As an input, the TRIG2 signal is configured in the edge-detection mode.
You can select any PFI pin as the source for TRIG2 and configure the
polarity selection for either rising or falling edge. The selected edge of
the TRIG2 signal initiates the posttriggered phase of a pretriggered
acquisition sequence. In pretriggered mode, the TRIG1 signal initiates
the data acquisition. The scan counter indicates the minimum number
of scans before TRIG2 can be recognized. After the scan counter
decrements to zero, it is loaded with the number of posttrigger scans to
acquire while the acquisition continues. The board ignores the TRIG2
signal if it is asserted prior to the scan counter decrementing to zero.
After the selected edge of TRIG2 is received, the board will acquire a
fixed number of scans and the acquisition will stop. This mode acquires
data both before and after receiving TRIG2.
You can select any PFI pin as the source for TRIG2 and configure the
polarity selection for either rising or falling edge. The selected edge of
the TRIG2 signal initiates the posttriggered phase of a pretriggered
acquisition sequence. In pretriggered mode, the TRIG1 signal initiates
the data acquisition. The scan counter indicates the minimum number
of scans before TRIG2 can be recognized. After the scan counter
decrements to zero, it is loaded with the number of posttrigger scans to
acquire while the acquisition continues. The board ignores the TRIG2
signal if it is asserted prior to the scan counter decrementing to zero.
After the selected edge of TRIG2 is received, the board will acquire a
fixed number of scans and the acquisition will stop. This mode acquires
data both before and after receiving TRIG2.
As an output, the TRIG2 signal reflects the posttrigger in a pretriggered
acquisition sequence. This is true even if the acquisition is being
externally triggered by another PFI. The TRIG2 signal is not used in
posttriggered data acquisition. The output is an active high pulse with
a pulse width of 50 to 100 ns. This output is set to tri-state at startup.
acquisition sequence. This is true even if the acquisition is being
externally triggered by another PFI. The TRIG2 signal is not used in
posttriggered data acquisition. The output is an active high pulse with
a pulse width of 50 to 100 ns. This output is set to tri-state at startup.
Figures 4-19 and 4-20 show the input and output timing requirements
for the TRIG2 signal.
for the TRIG2 signal.
Figure 4-19. TRIG2 Input Signal Timing
Rising-edge
polarity
polarity
Falling-edge
polarity
polarity
t
w
t
w
= 10 ns minimum