Intel J1750 FH8065301562600 사용자 설명서
![Intel](https://files.manualsbrain.com/attachments/5a71b1e7f60391972dadeef20435931cbf4621a5/common/fit/150/50/86c99b5f14aeb2708e9a9e1b5305af4ccf882c1af0155dad25413c2ed84e/brand_logo.png)
제품 코드
FH8065301562600
Datasheet
1243
PCU – iLB – GPIO
28.4
Register Map
28.5
GPIO Registers
Registers are broken into two groups: memory mapped and legacy IO registers.
Memory mapped registers are used by BIOS and firmware to select the configurable
function of the GPIO and setup analog states needed for that function’s operation. They
are named based on the pin/ball name. Legacy IO registers are the more traditional
GPIO control/status type, and are used when the function selected is a traditional GPIO
(direction, level, use registers). They are numbered based on the GPIO number.
Memory mapped registers are used by BIOS and firmware to select the configurable
function of the GPIO and setup analog states needed for that function’s operation. They
are named based on the pin/ball name. Legacy IO registers are the more traditional
GPIO control/status type, and are used when the function selected is a traditional GPIO
(direction, level, use registers). They are numbered based on the GPIO number.
Each group is further broken down into SCORE (internal partition naming) and SSUS.
SCORE are for the GPIOs named GPIO_S0_SC[xxx], while SSUS are for the GPIOs
named GPIO_S5[xx].
SCORE are for the GPIOs named GPIO_S0_SC[xxx], while SSUS are for the GPIOs
named GPIO_S5[xx].
LPC PCI
Header
D:31,F:0
PMC BAR
ACPI BAR
IO BAR
ILB BAR
IO Space
Legacy GPIO
Registers
SPI BAR
GPIO BAR
LPC PCI
Header
D:31,F:0
PMC BAR
ACPI BAR
GPIO BAR
ILB BAR
Memory
Space
Memory
GPIO
Registers
SPI BAR
IO BAR