Texas Instruments Evaluation Module for Sensor Signal Conditioning IC for Closed-Loop Magnetic Current Sensors DRV411EVM DRV411EVM 데이터 시트
제품 코드
DRV411EVM
1
1
2
2
3
3
4
4
5
5
6
6
D
D
C
C
B
B
A
A
1
1
Complete Schematic
3/13/2013
DRV411_b.SchDoc
Sheet Title:
Size:
Size:
Schematic:
Mod. Date:
File:
Rev:
Sheet: of
B
Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this
specification or any information contained therein. Texas Instruments and/or its licensors do not
warrant that this design will meet the specifications, will be suitable for your application or fit for
any particular purpose, or will operate in an implementation. Texas Instruments and/or its
licensors do not warrant that the design is product ion worthy. You should completely validate
and test your design implementation to confirm the system functionality for your application.
specification or any information contained therein. Texas Instruments and/or its licensors do not
warrant that this design will meet the specifications, will be suitable for your application or fit for
any particular purpose, or will operate in an implementation. Texas Instruments and/or its
licensors do not warrant that the design is product ion worthy. You should completely validate
and test your design implementation to confirm the system functionality for your application.
http://www.ti.com
Contact:http://www.ti.com/support
Change in menu Project|Project Options|Parameters
Project:
Designed for:Public Release
870PRJ_BasePN E1
Assembly Variant:001
© Texas Instruments 2012
VCC
GND
VCC
GND
D1
GND
VCC
GND
VCC
GND
Vref
Vout
VCC
Vref
VCC
OR
Error
OR
RefSel2
RefSel2
RefSel1
Gsel1
Gsel2
VCC_JMP
GND
GND_JMP
DNP
C3
DNP
C4
0
R5
0
R7
0
R8
0
R9
DNP
R4
DNP
R3
1.00k
R1
10.0k
R10
10.0k
R11
1 F
μ
C2
Vout
Vref
IAIN1
IAIN2
IAIN2
IAIN1
IAIN2
Gsel1
Gsel2
RefSel1
0
R6
GND
Vout
0
R13
DNP
C5
Error
0
R15
0
R14
IN+
1
OUT+
2
IN-
3
OUT-
4
IN+
OUT+
IN-
OUT-
O
X1
VCC
GND
GND
GND
GND
GND
39.2
R12
10.0k
R16
10.0k
R17
10.0k
R18
10.0k
R19
GND_JMP
GND_JMP
GND_JMP
GND_JMP
VCC_JMP
VCC_JMP
VCC_JMP
VCC_JMP
GND
GND
VCC
VCC
0.01 F
μ
C1
10 F
μ
C6
VCC
GND
10.0
R2
D2
D3
D4
1
1
2
2
3
3
4
4
1
2
3
4
2
3
4
J4
VCC
17
GN
D
0
ProtoBoard
VCC
17
GN
D
0
ProtoBoard
1
2
GSEL1
1
2
GSEL2
1
2
REFSEL1
1
2
REFSEL2
1
2
2
J1
1
2
2
J2
1
2
3
2
3
J3
OR
1
REFSEL2
2
REFSEL1
3
REFOUT
4
REFIN
5
VOUT
6
IAIN2
7
IAIN1
8
GN
D
9
GN
D
10
ICOMP2
11
ICOMP1
12
VDD
13
GSEL2
14
GSEL1
15
ERROR
16
HALL4
17
HALL3
18
HALL2
19
HALL1
20
OR
REFSEL2
REFSEL1
REFOUT
REFIN
VOUT
IAIN2
IAIN1
G
N
D
G
N
D
ICOMP2
ICOMP1
V
D
D
GSEL2
GSEL1
ERROR
HALL4
HALL3
HALL2
HALL1
P
AD
21
U1
DRV411RGP
DRV411RGP
DRV411EVM Schematic and Bill of Materials
Figure 2. DRV411EVM Schematic
5
SLVU772A – August 2013 – Revised November 2013
DRV411EVM User's Guide
Copyright © 2013, Texas Instruments Incorporated