Texas Instruments TPS65053EVM-389 Evaluation Module TPS65053EVM-389 TPS65053EVM-389 데이터 시트
제품 코드
TPS65053EVM-389
www.ti.com
J12 - VOUT DCDC2
J12 - VOUT DCDC2
This header is the positive output of VDCDC2 step-down converter. This output is externally adjustable for
the TPS65053 and is programmed to a value of 1.8-V on the EVM. VDCDC2 is capable of sourcing up to
600-mA. A load can be connected between J12 and J13 (GND). Applications using Freescale™ i.MX27
can can utilize J12-VOUT DCDC2 to power the QVDD rail of the i.MX27 processor.
the TPS65053 and is programmed to a value of 1.8-V on the EVM. VDCDC2 is capable of sourcing up to
600-mA. A load can be connected between J12 and J13 (GND). Applications using Freescale™ i.MX27
can can utilize J12-VOUT DCDC2 to power the QVDD rail of the i.MX27 processor.
J13 - GND
J13 is the return connection of VOUT VDCDC2 output rail. A load can be connected between J13 and J12
(VOUT DCDC2).
(VOUT DCDC2).
JP1 - VIN_LDO1
JP1 selects the input voltage source for LDO1.
Place a shorting bar in the VOUT_DCDC1 position to select the output of VDCDC1 converter as input
voltage source for LDO1.
voltage source for LDO1.
Place a shorting bar in the VIN position to select the input voltage as input source for LDO1.
JP2 - VIN_LDO2/3
JP2 selects the input voltage source for LDO2 and LDO3.
Place a shorting bar in the VOUT_DCDC1 position to select the output of VDCDC1 converter as input
voltage source for LDO2 and LDO3.
voltage source for LDO2 and LDO3.
Place a shorting bar in the VIN position to select the input voltage as input source for LDO2 and LDO3.
JP3 - EN_LDO1
Placing a shorting bar between EN LDO1 and ON ties the EN pin of LDO1 to VIN, thereby enabling LDO1.
Placing a shorting bar between EN LDO1 and OFF ties the EN pin of LDO1 to GND, thereby disabling
LDO1.
Placing a shorting bar between EN LDO1 and OFF ties the EN pin of LDO1 to GND, thereby disabling
LDO1.
JP4 - EN_DCDC2
Placing a shorting bar between EN_DCDC2 and ON ties the EN pin of DCDC2 to VIN, thereby enabling
DCDC2. Placing a shorting bar between EN_DCDC2 and OFF ties the EN pin of DCDC2 to GND, thereby
disabling DCDC2.
DCDC2. Placing a shorting bar between EN_DCDC2 and OFF ties the EN pin of DCDC2 to GND, thereby
disabling DCDC2.
JP5 - EN_DCDC1
Placing a shorting bar between EN_DCDC1 and ON ties the EN pin of DCDC1 to VIN, thereby enabling
DCDC1. Placing a shorting bar between EN_DCDC1 and OFF ties the EN pin of DCDC1 to GND, thereby
disabling DCDC1.
DCDC1. Placing a shorting bar between EN_DCDC1 and OFF ties the EN pin of DCDC1 to GND, thereby
disabling DCDC1.
JP6 - MODE Input
JP6 selects the forced PWM or Power Save Mode (PSM) operation for the switching converters DCDC1
and DCDC2.
and DCDC2.
Placing a shorting bar between MODE and PWM ties the MODE pin of TPS65053 to VIN, thereby
selecting forced PWM operating mode for the DCDC converters. Placing a shorting bar between MODE
and PSM (Power Save Mode) ties the MODE pin of TPS65053 to GND, thereby selecting Power Save
Mode operating mode for the DCDC converters at light-load conditions. If Power Save Mode is selected
the DCDC converters will automatically switch to PWM mode at havier load conditions.
selecting forced PWM operating mode for the DCDC converters. Placing a shorting bar between MODE
and PSM (Power Save Mode) ties the MODE pin of TPS65053 to GND, thereby selecting Power Save
Mode operating mode for the DCDC converters at light-load conditions. If Power Save Mode is selected
the DCDC converters will automatically switch to PWM mode at havier load conditions.
JP7 - EN_LDO2
Placing a shorting bar between EN LDO2 and ON ties the EN pin of LDO2 to VIN, thereby enabling LDO2.
Placing a shorting bar between EN LDO2 and OFF ties the EN pin of LDO2 to GND, thereby disabling
LDO2.
Placing a shorting bar between EN LDO2 and OFF ties the EN pin of LDO2 to GND, thereby disabling
LDO2.
JP8 - EN_LDO3
Placing a shorting bar between EN LDO3 and ON ties the EN pin of LDO3 to VIN, thereby enabling LDO3.
Placing a shorting bar between EN LDO3 and OFF ties the EN pin of LDO3 to GND, thereby disabling
LDO3.
Placing a shorting bar between EN LDO3 and OFF ties the EN pin of LDO3 to GND, thereby disabling
LDO3.
SLVU262 – February 2009
TPS65053EVM-389
3