Texas Instruments LM96080 Evaluation Board LM96080EB/NOPB LM96080EB/NOPB 데이터 시트
제품 코드
LM96080EB/NOPB
SNAS465D – SEPTEMBER 2009 – REVISED MARCH 2013
AC Electrical Characteristics
The following specifications apply for +3.0 V
DC
≤
V
+
≤
+5.5 V
DC
, unless otherwise specified. Boldface limits apply for T
A
=
T
J
= T
MIN
to T
MAX
; all other limits T
A
= T
J
= 25°C.
(1)
Symbol
Parameter
Conditions
Typical
(2)
Limits
(3)
Units
(Limits)
SERIAL BUS TIMING CHARACTERISTICS
t
1
SCL (Clock) Period
2.5
μ
s (min)
100
μ
s (max)
t
2
Data In Setup Time to SCL High
100
ns (min)
t
3
Data Out Stable After SCL Low
0
ns (min)
t
4
SDA Low Setup Time to SCL Low (start)
100
ns (min)
t
5
SDA High Hold Time After SCL High (stop)
100
ns (min)
t
TIMEOUT
SCL or SDA time low for I
2
C bus reset
25
ms (min)
35
ms (max)
t
RSDA
Minimum NTEST_IN/Reset_IN rising edge to SDA falling edge
2
μ
s
t
RSCL
Minimum NTEST_IN/Reset_IN rising edge to SCL falling edge
13
μ
s
(1)
Timing specifications are tested at the Serial Bus Input logic levels, V
IN(0)
= 0.3 × V
+
for a falling edge and V
IN(1)
= 0.7 × V
+
for a rising
edge when the SCL and SDA edge rates are similar.
(2)
Typicals are at T
J
= T
A
= 25°C and represent most likely parametric norm.
(3)
Reflow temperature profiles are different for packages containing lead (Pb) than for those that do not..
Figure 1. Serial Bus Timing Diagram
Copyright © 2009–2013, Texas Instruments Incorporated
9
Product Folder Links: