Texas Instruments DM6467 Digital Video Evaluation Module TMDXEVM6467T TMDXEVM6467T 데이터 시트
![Texas Instruments](https://files.manualsbrain.com/attachments/b46f99d826b2b0e0e5f558c5fb6483942eb9216b/common/fit/150/50/c15ea36eb1fb1cce99a3b94668675bfc78ce832d8d727d9a7bb51a125510/brand_logo.gif)
제품 코드
TMDXEVM6467T
SPRS605C – JULY 2009 – REVISED JUNE 2012
Table 4-34. UART0 Pin Muxing—Part 2
PIN FUNCTIONS
UDTR0 /
UDSR0 /
UDCD0 /
URIN0/
TSSOMUX[1]
TSSOMUX[0]
TSPOMUX[1]
TSPOMUX[0]
UART0CTL[1]
UART0CTL[0]
TS0_ENAO/
TS0_PSTO/
TS0_WAITIN/
GP[8]/
GP[36]
GP[37]
GP[38]
TS1_WAITIN
0
x
0
x
0
0
UDTR0
UDSR0
UDCD0
URIN0
0
x
0
x
0
1
GP[36]
GP[37]
GP[38]
GP[8]
0
x
0
x
1
0
GP[36]
GP[37]
GP[38]
GP[8]
0
x
0
x
1
1
GP[36]
GP[37]
GP[38]
GP[8]
0
x
1
x
0
0
TS0_ENAO
TS0_PSTO
TS0_WAITIN
GP[8]
0
x
1
x
0
1
TS0_ENAO
TS0_PSTO
TS0_WAITIN
GP[8]
0
x
1
x
1
0
TS0_ENAO
TS0_PSTO
TS0_WAITIN
GP[8]
0
x
1
x
1
1
TS0_ENAO
TS0_PSTO
TS0_WAITIN
GP[8]
1
0
0
x
0
0
UDTR0
UDSR0
UDCD0
URIN0
1
0
0
x
0
1
GP[36]
GP[37]
GP[38]
GP[8]
1
0
0
x
1
0
GP[36]
GP[37]
GP[38]
GP[8]
1
0
0
x
1
1
GP[36]
GP[37]
GP[38]
GP[8]
1
0
1
x
0
0
TS0_ENAO
TS0_PSTO
TS0_WAITIN
GP[8]
1
0
1
x
0
1
TS0_ENAO
TS0_PSTO
TS0_WAITIN
GP[8]
1
0
1
x
1
0
TS0_ENAO
TS0_PSTO
TS0_WAITIN
GP[8]
1
0
1
x
1
1
TS0_ENAO
TS0_PSTO
TS0_WAITIN
GP[8]
1
1
0
x
0
0
UDTR0
UDSR0
UDCD0
TS1_WAITIN
1
1
0
x
0
1
GP[36]
GP[37]
GP[38]
TS1_WAITIN
1
1
0
x
1
0
GP[36]
GP[37]
GP[38]
TS1_WAITIN
1
1
0
x
1
1
GP[36]
GP[37]
GP[38]
TS1_WAITIN
1
1
1
x
0
0
TS0_ENAO
TS0_PSTO
TS0_WAITIN
TS1_WAITIN
1
1
1
x
0
1
TS0_ENAO
TS0_PSTO
TS0_WAITIN
TS1_WAITIN
1
1
1
x
1
0
TS0_ENAO
TS0_PSTO
TS0_WAITIN
TS1_WAITIN
1
1
1
x
1
1
TS0_ENAO
TS0_PSTO
TS0_WAITIN
TS1_WAITIN
122
Device Configurations
Copyright © 2009–2012, Texas Instruments Incorporated
Product Folder Link(s):