Texas Instruments CC2650DK 사용자 설명서
Interrupts and Events Registers
4.6.2.57 UDMACH4SSEL Register (Offset = 520h) [reset = X]
UDMACH4SSEL is shown in
and described in
.
Output Selection for DMA Channel 4 SREQ
Figure 4-66. UDMACH4SSEL Register
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
9
8
7
6
5
4
3
2
1
0
RESERVED
EV
R-X
R-2Bh
Table 4-72. UDMACH4SSEL Register Field Descriptions
Bit
Field
Type
Reset
Description
31-7
RESERVED
R
X
Software should not rely on the value of a reserved. Writing any
other value than the reset value may result in undefined behavior.
other value than the reset value may result in undefined behavior.
6-0
EV
R
2Bh
Read only selection value
2Bh = SSI0 TX DMA single request, controlled by
SSI0:DMACR.TXDMAE
SSI0:DMACR.TXDMAE
341
SWCU117A – February 2015 – Revised March 2015
Interrupts and Events
Copyright © 2015, Texas Instruments Incorporated