Texas Instruments CC2650DK 사용자 설명서
Interrupts and Events Registers
4.6.2.71 UDMACH11SSEL Register (Offset = 558h) [reset = X]
UDMACH11SSEL is shown in
and described in
Output Selection for DMA Channel 11 SREQ DMA_DONE for the corresponding DMA channel is available
as interrupt on GPT1 as GPT1:RIS.DMAARIS
as interrupt on GPT1 as GPT1:RIS.DMAARIS
Figure 4-80. UDMACH11SSEL Register
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
9
8
7
6
5
4
3
2
1
0
RESERVED
EV
R-X
R/W-47h
Table 4-86. UDMACH11SSEL Register Field Descriptions
Bit
Field
Type
Reset
Description
31-7
RESERVED
R
X
Software should not rely on the value of a reserved. Writing any
other value than the reset value may result in undefined behavior.
other value than the reset value may result in undefined behavior.
6-0
EV
R/W
47h
Read/write selection value
0h = Always inactive
47h = Not used tied to 0
4Dh = GPT0A DMA trigger event. Configured by GPT0:DMAEV
4Eh = GPT0B DMA trigger event. Configured by GPT0:DMAEV
4Fh = GPT1A DMA trigger event. Configured by GPT1:DMAEV
50h = GPT1B DMA trigger event. Configured by GPT1:DMAEV
51h = GPT2A DMA trigger event. Configured by GPT2:DMAEV
52h = GPT2B DMA trigger event. Configured by GPT2:DMAEV
53h = GPT3A DMA trigger event. Configured by GPT3:DMAEV
54h = GPT3B DMA trigger event. Configured by GPT3:DMAEV
79h = Always asserted
355
SWCU117A – February 2015 – Revised March 2015
Interrupts and Events
Copyright © 2015, Texas Instruments Incorporated