Texas Instruments CC2650DK 사용자 설명서
Coretex-M3 Core Registers
2.5.2.8
Cortex General-Purpose Register 7 (R7)
Table 2-10. Cortex General-Purpose Register 7 (R7)
Address Offset
Reset
–
Physical Address
Instance
Description
The R7 registers are 32-bit general-purpose registers for data operations and can be accessed from
either privileged or unprivileged mode.
either privileged or unprivileged mode.
Type
R/W
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
9
8
7
6
5
4
3
2
1
0
DATA
Bits
Field Name
Description
Type
Reset
31:0
DATA
Register data
RW
—
2.5.2.9
Cortex General-Purpose Register 8 (R8)
Table 2-11. Cortex General-Purpose Register 8 (R8)
Address Offset
Reset
–
Physical Address
Instance
Description
The R8 registers are 32-bit general-purpose registers for data operations and can be accessed from
either privileged or unprivileged mode.
either privileged or unprivileged mode.
Type
R/W
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
9
8
7
6
5
4
3
2
1
0
DATA
Bits
Field Name
Description
Type
Reset
31:0
DATA
Register data
RW
—
2.5.2.10 Cortex General-Purpose Register 9 (R9)
Table 2-12. Cortex General-Purpose Register 9 (R9)
Address Offset
Reset
–
Physical Address
Instance
Description
The R9 registers are 32-bit general-purpose registers for data operations and can be accessed from
either privileged or unprivileged mode.
either privileged or unprivileged mode.
Type
R/W
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
9
8
7
6
5
4
3
2
1
0
DATA
Bits
Field Name
Description
Type
Reset
31:0
DATA
Register data
RW
—
37
SWCU117A – February 2015 – Revised March 2015
Copyright © 2015, Texas Instruments Incorporated