Texas Instruments DP130 Single-Source Evaluation Module DP130SSEVM DP130SSEVM 데이터 시트
제품 코드
DP130SSEVM
SLLSE57D – APRIL 2011 – REVISED JULY 2013
Table 6. DPCD Registers Utilized by the SN75DP130 AUX Monitor (continued)
ADDRESS
NAME
DESCRIPTION
Write Values:
Bits 1:0 = Lane 0 Post Cursor 2
00 – IN0 expects post cursor2 level 0; OUT0 transmits at post cursor 2 level 0
01 – IN0 expects post cursor2 level 1; OUT0 transmits at post cursor 2 level 0
10 – IN0 expects post cursor2 level 2; OUT0 transmits at post cursor 2 level 0
11 – IN0 expects post cursor2 level 3; OUT0 transmits at post cursor 2 level 0
Bits 5:4 = Lane 1 Post Cursor 2
00 – IN1 expects post cursor2 level 0; OUT1 transmits at post cursor 2 level 0
01 – IN1 expects post cursor2 level 1; OUT1 transmits at post cursor 2 level 0
10 – IN1 expects post cursor2 level 2; OUT1 transmits at post cursor 2 level 0
11 – IN1 expects post cursor2 level 3; OUT1 transmits at post cursor 2 level 0
Bits 1:0 = Lane 0 Post Cursor 2
00 – IN0 expects post cursor2 level 0; OUT0 transmits at post cursor 2 level 0
01 – IN0 expects post cursor2 level 1; OUT0 transmits at post cursor 2 level 0
10 – IN0 expects post cursor2 level 2; OUT0 transmits at post cursor 2 level 0
11 – IN0 expects post cursor2 level 3; OUT0 transmits at post cursor 2 level 0
Bits 5:4 = Lane 1 Post Cursor 2
00 – IN1 expects post cursor2 level 0; OUT1 transmits at post cursor 2 level 0
01 – IN1 expects post cursor2 level 1; OUT1 transmits at post cursor 2 level 0
10 – IN1 expects post cursor2 level 2; OUT1 transmits at post cursor 2 level 0
11 – IN1 expects post cursor2 level 3; OUT1 transmits at post cursor 2 level 0
0010F
TRAINING_LANE0_1_SET2
Read Values:
Bits 1:0 = Lane 0 Post Cursor 2
00 – IN0 expects post cursor2 level 0; OUT0 transmits at post cursor 2 level 0
01 – IN0 expects post cursor2 level 1; OUT0 transmits at post cursor 2 level 0
10 – IN0 expects post cursor2 level 2; OUT0 transmits at post cursor 2 level 0
11 – IN0 expects post cursor2 level 3; OUT0 transmits at post cursor 2 level 0
Bits 3:2 = Lane 1 Post Cursor 2
00 – IN1 expects post cursor2 level 0; OUT1 transmits at post cursor 2 level 0
01 – IN1 expects post cursor2 level 1; OUT1 transmits at post cursor 2 level 0
10 – IN1 expects post cursor2 level 2; OUT1 transmits at post cursor 2 level 0
11 – IN1 expects post cursor2 level 3; OUT1 transmits at post cursor 2 level 0
Bits 1:0 = Lane 0 Post Cursor 2
00 – IN0 expects post cursor2 level 0; OUT0 transmits at post cursor 2 level 0
01 – IN0 expects post cursor2 level 1; OUT0 transmits at post cursor 2 level 0
10 – IN0 expects post cursor2 level 2; OUT0 transmits at post cursor 2 level 0
11 – IN0 expects post cursor2 level 3; OUT0 transmits at post cursor 2 level 0
Bits 3:2 = Lane 1 Post Cursor 2
00 – IN1 expects post cursor2 level 0; OUT1 transmits at post cursor 2 level 0
01 – IN1 expects post cursor2 level 1; OUT1 transmits at post cursor 2 level 0
10 – IN1 expects post cursor2 level 2; OUT1 transmits at post cursor 2 level 0
11 – IN1 expects post cursor2 level 3; OUT1 transmits at post cursor 2 level 0
Bit definition identical to that of TRAINING_LANE_0_1_SET2 but for lanes 2 (IN2/OUT2) and lane 3
0110F
TRAINING_LANE2_3_SET2
(IN3/OUT3)
Bits 1:0 = Power Mode
Write Values:
01 – Normal mode (default)
10 – Power down mode; D3 Standby Mode
The Main Link and all analog circuits are shut down and the AUX channel is monitored during the D3 Standby
Mode. The device exits D3 Standby Mode by access to this register, when CAD_SNK goes high, or if
Write Values:
01 – Normal mode (default)
10 – Power down mode; D3 Standby Mode
The Main Link and all analog circuits are shut down and the AUX channel is monitored during the D3 Standby
Mode. The device exits D3 Standby Mode by access to this register, when CAD_SNK goes high, or if
00600h
SET_POWER
DP_HPD_SNK goes low for longer than t
T(HPD)
, which indicates that the DP sink was disconnected, or that the
PRIORITY control has selected the HDMI/DVI sink.
Note: setting the register to the invalid combination 0600h[1:0] = 00 or 11 is ignored by the device and the
device remains in normal mode
Read Values:
00 – Normal mode (default)
01 – Power-down mode; D3 Standby Mode
Note: setting the register to the invalid combination 0600h[1:0] = 00 or 11 is ignored by the device and the
device remains in normal mode
Read Values:
00 – Normal mode (default)
01 – Power-down mode; D3 Standby Mode
26
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: