Texas Instruments TMDXRM42HDK Hercules Development Kit TMDXRM42HDK TMDXRM42HDK 데이터 시트
제품 코드
TMDXRM42HDK
Contents
Preface
.......................................................................................................................................
1
Introduction
........................................................................................................................
1.1
Scope of Document
.........................................................................................................
1.2
RM42 HERCULES Development Kit (HDK) Features
.................................................................
1.3
HDK Board Block Diagram
................................................................................................
1.4
RM42 HDK Contents
.......................................................................................................
1.5
HDK Specifications
.........................................................................................................
1.6
Basic Operation
.............................................................................................................
1.7
Memory Map
.................................................................................................................
1.8
Power Supply
................................................................................................................
2
Physical Description
............................................................................................................
2.1
Board Layout
................................................................................................................
2.2
Connectors
...................................................................................................................
2.2.1
20-Pin ARM JTAG Header
........................................................................................
2.2.2
20-Pin Compact TI JTAG Header
..............................................................................
2.2.3
CAN Interface
.....................................................................................................
2.2.4
J4, XDS100V2 USB JTAG Interface
...........................................................................
2.2.5
P1, +5 V to +12 V Input
..........................................................................................
2.2.6
Virtual COM Port Interface
......................................................................................
2.2.7
Daughter Card Interface
.........................................................................................
2.3
LEDs
........................................................................................................................
2.4
Emulator and Pin Multiplexing Selection DIP Switch
.................................................................
2.5
Jumpers
.....................................................................................................................
2.6
S3, Power-On Reset Switch
.............................................................................................
2.7
S2, System Reset Switch
................................................................................................
2.8
S4, Pushbutton for Clock Failure Test
..................................................................................
A
Operation Notices
..............................................................................................................
A.1
Support Resources
........................................................................................................
2
Contents
SPNU567 – September 2012
Copyright © 2012, Texas Instruments Incorporated