Texas Instruments Evaluation Module for the TPS2113ADRB Power Multiplexer TPS2113AEVM-581 TPS2113AEVM-581 데이터 시트
제품 코드
TPS2113AEVM-581
www.ti.com
Board Layout
4
Board Layout
This chapter describes the TPS211xAEVM board layout and presents some component placement
considerations.
considerations.
4.1
Layout Considerations
The IN1, IN2, and OUT pins of the TPS211xA can carry up to 1 A, so traces to these pins should be of
suitable length and width to minimize the voltage drop to the load. Locate the 0.1 mF bypass capacitors
close to the IN1, IN2, and GND pins of the TPS211xA.
suitable length and width to minimize the voltage drop to the load. Locate the 0.1 mF bypass capacitors
close to the IN1, IN2, and GND pins of the TPS211xA.
Figure 3. Top-Side Layout
Figure 4. Bottom-Side Layout
7
SLUU409 – February 2010
TPS211xADRB EVM, Power Multiplexer Evaluation Module
Copyright © 2010, Texas Instruments Incorporated