Texas Instruments DS90UR916Q Evaluation Module SERDESUR-916ROS/NOPB SERDESUR-916ROS/NOPB 데이터 시트
![Texas Instruments](https://files.manualsbrain.com/attachments/b46f99d826b2b0e0e5f558c5fb6483942eb9216b/common/fit/150/50/c15ea36eb1fb1cce99a3b94668675bfc78ce832d8d727d9a7bb51a125510/brand_logo.gif)
제품 코드
SERDESUR-916ROS/NOPB
active serial stream
X
PDB
(DES)
RIN
(Diff.)
LOCK
RGB[7:0],
HS, VS, DE
PCLK*
(DES)
PASS
OFF
OFF
Active
Active
Locking
L
H
Z
H
Z
L
L
L
L
L
CONDITIONS: * RFB = L, OSS_SEL = L , and OSC_SEL not equal to 000.
f
f
C0 or C1 Error
In Bit Stream
(Loss of LOCK)
Z
H
L
L
H
L
Z
SNOSB46E – MARCH 2011 – REVISED APRIL 2013
Figure 22. Des Outputs with Output State High and PCLK Output Oscillator Option Enabled
OP_LOW — Optional
The OP_ LOW feature is used to hold the LVCMOS outputs (except the LOCK output) at a LOW state. This
feature is enabled by setting the OP_LOW strap pin = HIGH, followed by the rising edge of PDB. The user must
toggle the OP_LOW Set/Reset register bit to release the outputs to the normal toggling state. Note that the
release of the outputs can only occur when LOCK is HIGH. When the OP_LOW feature is enabled, anytime
LOCK = LOW, the LVCMOS outputs will toggle to a LOW state again. The OP_ LOW strap pin feature is
assigned to output PASS pin 42.
feature is enabled by setting the OP_LOW strap pin = HIGH, followed by the rising edge of PDB. The user must
toggle the OP_LOW Set/Reset register bit to release the outputs to the normal toggling state. Note that the
release of the outputs can only occur when LOCK is HIGH. When the OP_LOW feature is enabled, anytime
LOCK = LOW, the LVCMOS outputs will toggle to a LOW state again. The OP_ LOW strap pin feature is
assigned to output PASS pin 42.
Restrictions on other straps:
1) Other straps should not be used in order to keep RGB[7:0], HS, VS, DE, and PCLK at a true LOW state. Other
features should be selected thru I2C.
features should be selected thru I2C.
2) OSS_SEL function is not available when O/P_LOW is tied H.
Outputs RGB[7:0], HSYNC, VSYNC, DE, and PCLK are in TRI-STATE before PDB toggles HIGH because the
OP_LOW strap value has not been recognized until the DS90UR916 powers up.
OP_LOW strap value has not been recognized until the DS90UR916 powers up.
shows the user
controlled release of OP_LOW and automatic reset of OP_LOW set on the falling edge of LOCK.
shows the user controlled release of OP_LOW and manual reset of OP_LOW set. Note manual reset of
OP_LOW can only occur when LOCK is H.
OP_LOW can only occur when LOCK is H.
Copyright © 2011–2013, Texas Instruments Incorporated
25
Product Folder Links: