Atmel Evaluation Kit AT91SAM9G25-EK AT91SAM9G25-EK 데이터 시트
제품 코드
AT91SAM9G25-EK
88
SAM9G25 [DATASHEET]
11032C–ATARM–25-Jan-13
3.
Memorizes the interrupt.
4.
Pushes the current priority level onto the internal stack.
5.
Acknowledges the interrupt.
However, while the Protect Mode is activated, only operations 1 to 3 are performed when AIC_IVR is read. Operations 4
and 5 are only performed by the AIC when AIC_IVR is written.
and 5 are only performed by the AIC when AIC_IVR is written.
Software that has been written and debugged using the Protect Mode runs correctly in Normal Mode without
modification. However, in Normal Mode the AIC_IVR write has no effect and can be removed to optimize the code.
modification. However, in Normal Mode the AIC_IVR write has no effect and can be removed to optimize the code.
13.8.6 Spurious Interrupt
The Advanced Interrupt Controller features protection against spurious interrupts. A spurious interrupt is defined as being
the assertion of an interrupt source long enough for the AIC to assert the nIRQ, but no longer present when AIC_IVR is
read. This is most prone to occur when:
the assertion of an interrupt source long enough for the AIC to assert the nIRQ, but no longer present when AIC_IVR is
read. This is most prone to occur when:
z
An external interrupt source is programmed in level-sensitive mode and an active level occurs for only a short time.
z
An internal interrupt source is programmed in level sensitive and the output signal of the corresponding embedded
peripheral is activated for a short time. (As in the case for the Watchdog.)
peripheral is activated for a short time. (As in the case for the Watchdog.)
z
An interrupt occurs just a few cycles before the software begins to mask it, thus resulting in a pulse on the interrupt
source.
source.
The AIC detects a spurious interrupt at the time the AIC_IVR is read while no enabled interrupt source is pending. When
this happens, the AIC returns the value stored by the programmer in AIC_SPU (Spurious Vector Register). The
programmer must store the address of a spurious interrupt handler in AIC_SPU as part of the application, to enable an as
fast as possible return to the normal execution flow. This handler writes in AIC_EOICR and performs a return from
interrupt.
this happens, the AIC returns the value stored by the programmer in AIC_SPU (Spurious Vector Register). The
programmer must store the address of a spurious interrupt handler in AIC_SPU as part of the application, to enable an as
fast as possible return to the normal execution flow. This handler writes in AIC_EOICR and performs a return from
interrupt.
13.8.7 General Interrupt Mask
The AIC features a General Interrupt Mask bit to prevent interrupts from reaching the processor. Both the nIRQ and the
nFIQ lines are driven to their inactive state if the bit GMSK in AIC_DCR (Debug Control Register) is set. However, this
mask does not prevent waking up the processor if it has entered Idle Mode. This function facilitates synchronizing the
processor on a next event and, as soon as the event occurs, performs subsequent operations without having to handle
an interrupt. It is strongly recommended to use this mask with caution.
nFIQ lines are driven to their inactive state if the bit GMSK in AIC_DCR (Debug Control Register) is set. However, this
mask does not prevent waking up the processor if it has entered Idle Mode. This function facilitates synchronizing the
processor on a next event and, as soon as the event occurs, performs subsequent operations without having to handle
an interrupt. It is strongly recommended to use this mask with caution.