Atmel ARM-Based Evaluation Kit for SAM4S16C, 32-Bit ARM® Cortex® Microcontroller ATSAM4S-WPIR-RD ATSAM4S-WPIR-RD 데이터 시트
![Atmel](https://files.manualsbrain.com/attachments/0369829915bda09f9c2e00fb805a7753579683b5/common/fit/150/50/8d2bf08978ec3e5bc63f4343ac5e91ce8d0e40045619fa520d910d64af8f/brand_logo.png)
제품 코드
ATSAM4S-WPIR-RD
SAM4S Series [DATASHEET]
Atmel-11100G-ATARM-SAM4S-Datasheet_27-May-14
956
Notes: 1. Some registers are indexed with “ch_num” index ranging from 0 to 3.
0x1A8
PWM Comparison 7 Mode Register
PWM_CMPM7
Read/Write
0x0
0x1AC
PWM Comparison 7 Mode Update Register
PWM_CMPMUPD7
Write-only
–
0x1B0–0x1FC
Reserved
–
–
–
0x200 + ch_num *
0x20 + 0x00
PWM Channel Mode Register
PWM_CMR
Read/Write
0x0
0x200 + ch_num *
0x20 + 0x04
PWM Channel Duty Cycle Register
PWM_CDTY
Read/Write
0x0
0x200 + ch_num *
0x20 + 0x08
PWM Channel Duty Cycle Update Register
PWM_CDTYUPD
Write-only
–
0x200 + ch_num *
0x20 + 0x0C
PWM Channel Period Register
PWM_CPRD
Read/Write
0x0
0x200 + ch_num *
0x20 + 0x10
PWM Channel Period Update Register
PWM_CPRDUPD
Write-only
–
0x200 + ch_num *
0x20 + 0x14
PWM Channel Counter Register
PWM_CCNT
Read-only
0x0
0x200 + ch_num *
0x20 + 0x18
PWM Channel Dead Time Register
PWM_DT
Read/Write
0x0
0x200 + ch_num *
0x20 + 0x1C
PWM Channel Dead Time Update Register
PWM_DTUPD
Write-only
–
Table 39-6.
Register Mapping (Continued)
Offset
Register
Name
Access
Reset