Fujitsu FR81S Manual Do Utilizador
![Fujitsu](https://files.manualsbrain.com/attachments/6c4642b33d2edbd09f94719c20a133aa0e862902/common/fit/150/50/80a45702a21fefb1823bce6851e87db450dccf7792cb572ebc8a90330a68/brand_logo.png)
CHAPTER 40: MULTI-FUNCTION SERIAL INTERFACE
4. Registers
FUJITSU SEMICONDUCTOR LIMITED
CHAPTER : MULTI-FUNCTION SERIAL INTERFACE
FUJITSU SEMICONDUCTOR CONFIDENTIAL
112
[bit5] Reserved bit
This is a reserved bit. The read value is "0". Be sure to write "0".
[bit4] LCSERT: LIN checksum error pseudo trouble setting bit
This bit controls occurrence of the LIN checksum error.
In assist mode, when this bit is set to "1" (errors occur) before the start bit of the checksum, the inverted
checksum is outputted. When the inverted checksum is received, an LIN checksum error occurs and the flag
bit (LAMESR:LCSER) is set to "1".
Until the setting of this bit is released (="0"), the pseudo trouble function is effective and causes errors.
LCSERT
LIN checksum error pseudo trouble setting
0
Occurrence of error
1
Non occurrence of error
Notes:
⋅
Function of this register is effective only in the LIN assist mode (LAMCR:LAMEN="1").
⋅
The framing error is detected in the data field when the response transmission is processed after a pseudo
trouble of the framing error and the LIN checksum error is set, and an automatic transmission of
checksum stops.
⋅
Therefore, the LIN checksum error is not detected.
[bit3] LPTERT: LIN ID parity error pseudo trouble setting bit
This bit controls occurrence of the LIN ID parity error.
In assist mode, when this bit is set to "1" (errors occur), before the start bit of the ID Field , all the inverted
bits of the ID parity are outputted. When ID Field of the inverted ID parity is received, the LIN ID parity
error occurs, and the flag bit (LAMESR:LPTER) is set to "1".
Until the setting of this bit is released (="0"), the pseudo trouble function is effective and causes errors.
LPTERT
LIN ID parity error pseudo trouble setting
0
Non occurrence of error
1
Occurrence of error
Notes:
⋅
Function of this register is effective only in the LIN assist mode (LAMCR:LAMEN="1").
⋅
After a pseudo trouble of the framing error and the LIN ID parity error is set, when the automatic header
transmission is done, a framing error is detected in the Sync Field, and then the automatic transmission
stops. As a result, the LIN ID parity error is not detected.
⋅
When a pseudo trouble of the LIN bus error and the LIN ID parity error is set, the LIN bus error is given
priority. As a result, the LIN ID parity error is not detected
MB91520 Series
MN705-00010-1v0-E
1425