Renesas R5S72625 Manual Do Utilizador

Página de 2152
 
 
Section 16   Renesas Serial Peripheral Interface 
 
 
Page 802 of 2108 
 
R01UH0134EJ0400  Rev. 4.00 
 
 Sep 
24, 
2014 
SH7262 Group, SH7264 Group
Bit Bit 
Name 
Initial 
Value R/W Description 
12 LSBF 
0  R/W 
LSB 
First 
Sets the data format in master mode or slave mode 
to MSB first or LSB first. 
0: MSB first 
1: LSB first 
11 
10 
SPB3 
SPB2 
SPB1 
SPB0 
R/W 
R/W 
R/W 
R/W 
Data Length Setting 
These bits set a transfer data length in master mode 
or slave mode. 
0100 to 0111: 8 bits 
1111: 16 bits 
0010, 0011: 32 bits 
Others: Setting prohibited 
SSLKP 
R/W 
SSL Signal Level Keeping 
When this module in master mode performs a serial 
transfer, this bit specifies whether the SSL signal 
level for the current command is to be kept or 
negated between the SSL negation timing 
associated with the current command and the SSL 
assertion timing associated with the next command. 
To use this module in slave mode, the SSLKP bit 
should be set to 0. 
0: Negates all SSL signals upon completion of 
transfer.  
1: Keeps the SSL signal level from the end of the 
transfer until the beginning of the next access.