Renesas R5S72622 Manual Do Utilizador

Página de 2152
 
Section 19   Serial I/O with FIFO 
 
R01UH0134EJ0400  Rev. 4.00  
 
Page 961 of 2108 
Sep 24, 2014 
 
 
 
SH7262 Group, SH7264 Group 
Bit Bit 
Name 
Initial 
Value R/W 
Description 
11 
10 
TDLA3 
TDLA2 
TDLA1 
TDLA0 
R/W 
R/W 
R/W 
R/W 
Transmit Left-Channel Data Assigns 3 to 0 
Specify the position of left-channel data in a transmit 
frame as B'0000 (0) to B'1110 (14). 
1111: Setting prohibited 
  Transmit data for the left channel is specified in the 
SITDL bit in SITDR.  
7 TDRE 
0 R/W 
Transmit 
Right-Channel 
Data 
Enable 
0: Disables right-channel data transmission 
1: Enables right-channel data transmission  
6 TLREP 
0 R/W 
Transmit 
Left-Channel 
Repeat 
0: Transmits data specified in the SITDR bit in SITDR as 
right-channel data 
1: Repeatedly transmits data specified in the SITDL bit in 
SITDR as right-channel data 
  This bit setting is valid when the TDRE bit is set to 1.
  When this bit is set to 1, the SITDR settings are 
ignored. 
5, 4 
 All 
Reserved 
These bits are always read as 0. The write value should 
always be 0. 
TDRA3 
TDRA2 
TDRA1 
TDRA0 
R/W 
R/W 
R/W 
R/W 
Transmit Right-Channel Data Assigns 3 to 0 
Specify the position of right-channel data in a transmit 
frame as B'0000 (0) to B'1110 (14). 
1111: Setting prohibited 
  Transmit data for the right channel is specified in the 
SITDR bit in SITDR.