Renesas R5S72622 Manual Do Utilizador

Página de 2152
 
Section 1   Overview 
Page 10 of 2108 
 
R01UH0134EJ0400  Rev. 4.00 
 
 Sep 
24, 
2014 
SH7262 Group, SH7264 Group
Items Specification 
SD host interface 
  SD memory I/O card interface (1-/4-bits SD bus) 
  Error check function: CRC7 (command), CRC16 (data) 
  Interrupt requests 
  Card access interrupt 
  SDIO access interrupt 
  Card detect interrupt 
  DMA transfer requests 
  SD_BUF write 
  SD_BUF read 
  Card detect function, write protect supported 
Decompression unit 
  Input data 
Data compressed with run-length encoding 
  Output data 
RAW data 
General I/O ports 
  SH7262: 89 I/Os, 6 inputs with open-drain outputs, and 4 inputs 
  SH7264: 115 I/Os, 6 inputs with open-drain outputs, and 8 inputs 
  Input or output can be selected for each bit 
A/D converter 
  10-bit resolution 
  SH7262: four input channels, SH7264: eight input channels 
  A/D conversion request by the external trigger or timer trigger 
Motor control PWM 
timer 
  Two 10-bit PWM channels, each with eight outputs 
User debugging 
interface  
  E10A emulator support 
  JTAG-standard pin assignment 
On-chip RAM 
  64-Kbyte memory for high-speed operation (16 Kbytes  4) 
  1-Mbyte or 640-Kbyte large capacity memory for video 
display/recording and work (32-Kbytes for 1-Mbyte and 320-Kbytes for 
640-Kbyte versions are used for data retention) 
  1-Mbyte version: 32-Kbyte memory for data retention (16 Kbytes  2) 
  640-Kbyte version: 320-Kbyte memory for data retention (16 Kbytes 
2, 128 Kbytes
1, 160 Kbytes1)