Renesas R5S72642 Manual Do Utilizador
![Renesas](https://files.manualsbrain.com/attachments/59153266feca598c11e08bf1f143ccfcf45441a4/common/fit/150/50/d3d06de51d338eb4f916b44a9629f9d48697a59cd7344be40cf24bae01c5/brand_logo.gif)
Section 21 IEBus
TM
Controller
R01UH0134EJ0400 Rev. 4.00
Page 1125 of 2108
Sep 24, 2014
SH7262 Group, SH7264 Group
21.3.17
IEBus Transmit Interrupt Enable Register (IEIET)
IEIET enables/disables interrupts for sources such as transmit start, transmit normal completion,
and transmit error completion in IETSR.
and transmit error completion in IETSR.
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
R
R/W
R/W
R
R/W
R/W
R/W
R/W
Bit:
Initial value:
R/W:
-
TXSE
TXFE
-
TXEALE
TXE
TTMEE
TXEROE
TXE
ACKE
Bit Bit
Name
Initial
Value R/W
Value R/W
Description
7
0
R
Reserved
This bit is always read as 0. The write value should
always be 0.
always be 0.
6 TXSE 0
R/W
Transmit Start Interrupt Enable
Enables/disables a transmit start (TXS) interrupt.
0: Disables a transmit start (TXS) interrupt
1: Enables a transmit start (TXS) interrupt
5 TXFE 0
R/W
Transmit
Normal
Completion Interrupt Enable
Enables/disables a transmit normal completion (TXF)
interrupt.
interrupt.
0: Disables a transmit normal completion (TXF)
interrupt
1: Enables a transmit normal completion (TXF) interrupt
4
0
R
Reserved
This bit is always read as 0. The write value should
always be 0.
always be 0.
3 TXEALE
0
R/W
Arbitration Loss Interrupt Enable
Enables/disables an arbitration loss (TXEAL) interrupt.
0: Disables an arbitration loss (TXEAL) interrupt
1: Enables an arbitration loss (TXEAL) interrupt